English
EVE Integrates Latest Xilinx ISE Design Suite into its Emulation Platforms
Close Partnership Between EVE, Xilinx Gives ZeBu Users Push-Button Compilation of ISE Design Suite 11
SAN JOSE, CALIF. –– May 5, 2009 – EVE, the leader in hardware/software co-verification, today announced that it has integrated the latest version of the Xilinx ISE® Design Suite to its ZeBu (for Zero Bugs) emulation platforms.
Working in close partnership with Xilinx over several months, EVE’s R&D team tested the ISE Design Suite 11.1 on large system-on-chip (SoC) and application specific integrated circuit (ASIC) designs.
The team used designs of several billion transistors that required hundreds of interconnected Virtex™ devices to ensure a high degree of success when placing and routing high-density Xilinx field programmable gate arrays (FPGAs). Notes Ludovic Larzul, EVE’s Vice President of Engineering: “The integration of ISE Design Suite 11 into the ZeBu compiler significantly accelerates long compilation runs.
We are seeing runtime drop by as much as 2X, allowing more turns per day. This is a huge feat since design teams worldwide use ZeBu to compile thousands of Virtex FPGAs everyday.”
“The relationship developed between EVE and Xilinx to advance the compilation capabilities of ISE Design Suite 11 could be a case book study on how companies can work together on problem solving,” says Tom Feist, Senior Marketing Director for ISE Design Suite at Xilinx. “We are pleased with the results achieved and appreciate the contributions brought to us by EVE’s R&D team.”
The ZeBu emulation platforms are used for SoC hardware verification and software development, to shorten time to tapeout, improve product quality and eliminate costly respins, while accelerating software development ahead of silicon. They leverage the same hardware, design models and engineering resources across the entire design cycle, making it cost effective for every design team.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation.
EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs.
Its products also work in conjunction with popular Verilog, SystemVerilog, and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics.
Website: http://www.eve-team.com
SAN JOSE, CALIF. –– May 5, 2009 – EVE, the leader in hardware/software co-verification, today announced that it has integrated the latest version of the Xilinx ISE® Design Suite to its ZeBu (for Zero Bugs) emulation platforms.
Working in close partnership with Xilinx over several months, EVE’s R&D team tested the ISE Design Suite 11.1 on large system-on-chip (SoC) and application specific integrated circuit (ASIC) designs.
The team used designs of several billion transistors that required hundreds of interconnected Virtex™ devices to ensure a high degree of success when placing and routing high-density Xilinx field programmable gate arrays (FPGAs). Notes Ludovic Larzul, EVE’s Vice President of Engineering: “The integration of ISE Design Suite 11 into the ZeBu compiler significantly accelerates long compilation runs.
We are seeing runtime drop by as much as 2X, allowing more turns per day. This is a huge feat since design teams worldwide use ZeBu to compile thousands of Virtex FPGAs everyday.”
“The relationship developed between EVE and Xilinx to advance the compilation capabilities of ISE Design Suite 11 could be a case book study on how companies can work together on problem solving,” says Tom Feist, Senior Marketing Director for ISE Design Suite at Xilinx. “We are pleased with the results achieved and appreciate the contributions brought to us by EVE’s R&D team.”
The ZeBu emulation platforms are used for SoC hardware verification and software development, to shorten time to tapeout, improve product quality and eliminate costly respins, while accelerating software development ahead of silicon. They leverage the same hardware, design models and engineering resources across the entire design cycle, making it cost effective for every design team.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation.
EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs.
Its products also work in conjunction with popular Verilog, SystemVerilog, and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics.
Website: http://www.eve-team.com
|
||||||
Related News
- Arm Leverages Synopsys Fusion Compiler to Enable Best PPA for Latest Neoverse Platforms
- Xilinx Adds Advanced Machine Learning Capabilities for Pro AV and Broadcast Platforms
- Aldec unveils Xilinx UltraScale FPGA-based prototyping board enabling Simulation Acceleration and Emulation with the latest release of HES-DVM
- Xilinx Launches Vivado Design Suite HLx Editions, Bringing Ultra High Productivity to Mainstream System & Platform Designers
- EVE Unveils Wireless SoC Accelerated Validation Platforms
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
|
E-mail This Article | 
|
|
Printer-Friendly Page |