English
Qualcore initiates standard cell library development-new business wing
Sunnyvale, Calif. -- May 7, 2009 - QualCore Logic, an intellectual property (IP) and full-service, mixed-signal application specific integrated circuit (ASIC) realization company today announced that it added Standard cell library development as its new business wing.
For more information on standard cell Click Here
Availability
These cores are available now for licensing. Pricing is available upon request.
For more details, visit the QualCore Logic website located at: http://www.qualcorelogic.com/.
About QualCore Logic
Founded in 1994, QualCore Logic is a leading provider of digital, mixed-signal and analog intellectual property (IP) for system-on-chip (SoC) designs. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon. It operates design and support centers in Sunnyvale, Calif., and Hyderabad, India, with more than 200 design engineers. Corporate headquarters is located at: 1289 Anvilwood Avenue, Sunnyvale, Calif. 94089. Web Site: http://www.qualcorelogic.com/
For more information on standard cell Click Here
Availability
These cores are available now for licensing. Pricing is available upon request.
For more details, visit the QualCore Logic website located at: http://www.qualcorelogic.com/.
About QualCore Logic
Founded in 1994, QualCore Logic is a leading provider of digital, mixed-signal and analog intellectual property (IP) for system-on-chip (SoC) designs. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon. It operates design and support centers in Sunnyvale, Calif., and Hyderabad, India, with more than 200 design engineers. Corporate headquarters is located at: 1289 Anvilwood Avenue, Sunnyvale, Calif. 94089. Web Site: http://www.qualcorelogic.com/
|
||||||
Related News
- SilTerra Leverages Silvaco's Library Characterization and Optimization Tools to Boost Efficiency in the Development of its Foundry Standard Cell IPs
- Agile Analog launches new Digital Standard Cell Library
- Alphacore To Develop Rad-Hard CMOS Standard Cell Library, Meeting DOD Standards, For U.S. Navy
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- Faraday Unveils M1+ Library with Enhanced Routability on UMC 28HPC Process
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
|
E-mail This Article | 
|
|
Printer-Friendly Page |