5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
Eonic Systems' Virtuoso(tm) 4.1 now shipping!
Eonic Systems' Virtuoso(tm) 4.1 now shipping!
Virtuoso(tm), the renowned Real Time Software Development Tool for DSP and ASIC cores brings DSP developers the same level of comfort that was previously only available to the traditional embedded market!
Eonic Systems has started shipping Virtuoso 4.1 for ADI, Analog Devices, 2106x (Sharc). This breakthrough RTOS cuts down the development-time by up to 50% without any compromise whatsoever regarding performance and code-size. In addition, it also guarantees DSP developers the same comfort and the same functionality that until now were only available for the traditional embedded market.
However, Virtuoso RTOS is more than an RTOS. While the real kernel is only 10 K, the CD it comes on boasts over 350 Mbytes of files. Including a vast collection of Board Support Packages for COTS support, comprehensive documentation and on-line help, and of course all the necessary tools to aid developers in their creative efforts. New in Virtuoso 4.1 are a GUI Task Level Debugger and Tracing Monitor, replacing previous text-based versions, and operating on a multi-processor target.
Virtuoso's main difference lies in the combination of high-level tools with the best possible performance and the smallest possible code-size, both of which are crucial factors to the DSP developer. At the heart of this revolutionary Integrated Development Environment lies Eonic Systems' SoftStealth technology. SoftStealth automatically generates an application-specific real-time kernel with a minimum memory footprint, allowing the developer to fully concentrate on his application while all low-level issues are handled within the RTOS itself.
Another important Virtuoso asset is the VSP (Virtual Single Processor Model), enabling the programmer of a multi-processor system to write his application as if he were writing it for a single processor system. With the ever-decreasing time-to-market, DSP developers will welcome the efficient and fast way Virtuoso allows them to concentrate entirely on their work without having to worry about the low-level issues.
Virtuoso v4.1 comes with support for the ADI 2106x Sharc processor. The space dedicated version supporting the radiation hardened ADI21020 is expected to ship end July 99. Virtuoso v4.1 now features support for the ADI toolset Rev3.3 and Visual DSP. To check whether your board is already Visual DSP compliant please contact your board manufacturer. Virtuoso is available for the leading DSP suppliers such as Analog Devices and Texas Instruments.
Interested in finding out more about Eonic Systems' revolutionary development environment? Have a look at our web site at http://www.eonic.com and download the generic chapters of the manual at http://www.eonic.com/virtuoso/download/
Sharc is a trademark of Analog Devices.
EONIC SYSTEMS
ANNEMARIE BOEKWIJT
MARKETING CO-ORDINATOR
EMAIL: Annemarie.Boekwijt@eonic.com
Related News
- World's Lowest-Cost Android 4.1 "Jelly Bean" Tablet Shipping Now - It's MIPS!
- Verisity's Specman Elite Version 4.1 Boosts Verification Reuse
- InnoGrit adopts M31's optimization solutions of PCIe 4.0/3.0 and ONFi 4.1 I/O IP cores for Artificial Intelligence Storage chips
- Sun Amplifies Community Source Licensing Program with Addition Of 32-Bit SPARC (TM) Processor Design <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
- Phoenix's PCI Core Now Available Through the Sun Community Source Licensing Program <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |