Toshiba Selects Synopsys as Its Key EDA Partner
MOUNTAIN VIEW, Calif. -- May 12, 2009 -- Synopsys, Inc. , a world leader in software and IP for semiconductor design and manufacturing, today announced that Toshiba Corporation has signed a multi-year business agreement to establish Synopsys as its key EDA partner across the Toshiba semiconductor design flow. As a result of the expanded relationship, Toshiba Corporation plans to expand use of Synopsys' verification and implementation design flow while partnering to reduce design cycle time.
"For longer than five years we have continued to build a successful relationship with Synopsys by collaborating across a broad set of next-generation EDA, commercial IP, and manufacturing technologies," said Tomotaka Saito, senior general manager of System LSI Division, Semiconductor Company, Toshiba Corporation. "The resulting products and design flow have enabled Toshiba to tape-out a number of chips across multiple technologies. Our existing Synopsys relationship helps solve current and future SoC design needs."
The latest agreement between the two companies expands Toshiba's use of solutions across Synopsys' comprehensive portfolio. These products include Synopsys' Galaxy™ design platform featuring IC Compiler place-and-route technology, Design Compiler® synthesis, DFT MAX test synthesis, TetraMAX® automatic test pattern generation, PrimeTime® timing analysis, Star-RCXT™ parasitic extraction, and IC Validator physical verification; Synopsys' Discovery™ verification platform featuring the VCS®, HSPICE® and CustomSim™ simulators for analog and digital verification; DesignWare® Library; the Synplicity® FPGA design solution; and the Eclypse™ Low Power Solution.
"Toshiba Corporation and Synopsys share many common goals, including pioneering high technology to develop products that create excitement," said Aart de Geus, chairman and CEO of Synopsys. "Synopsys greatly appreciates the long-standing collaboration with Toshiba that has resulted in numerous technology innovations deployed across consumer applications from digital TVs and mobile handsets to CMOS image sensors. By deepening our partnership, Synopsys intends to help advance Toshiba's technology strengths and increase R&D efficiency by reducing their design cycle time."
About Synopsys
Synopsys, Inc. is the world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- TSMC Recognizes Synopsys Collaboration with Four OIP Partner of the Year Awards for IP and EDA Solutions
- Synopsys Selected by Marvell as Its Primary EDA Partner
- Tundra Semiconductor Selects Synopsys as Its Primary EDA Partner
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- SIAE Microelettronica Selects Ensilica as Key Partner to Design ASICs for Next-Generation Telecom Equipment
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |