SpringSoft Introduces Structured Method for SystemVerilog Testbench Debug and Analysis
Hsinchu, Taiwan, May 18, 2009 - SpringSoft, Inc. (TAIEX: 2473), a global supplier of specialized IC design software, today announced comprehensive SystemVerilog Testbench (SVTB) debug support with the latest release of its award-winning VerdiTM Automated Debug System. The Verdi system introduces a new structured message-based method for automating SVTB debug so engineers can quickly comprehend complex testbench behavior. The Verdi SVTB debug solution is fully integrated with SpringSoft's family of NovasTM Verification Enhancement products that let engineers do more verification in less time.
The new release of the Verdi system integrates an automated message-based logging mechanism and new testbench-specific comprehension tools for SVTB that works with the Verdi system's existing HDL debug capabilities. The system also provides an interactive simulation mode that can be used to pinpoint issues that are not revealed through logging. These unique capabilities are delivered within the system's unified testbench and design debug environment to enable more efficient recording and post-processing of dynamic testbench data and save valuable verification cycles by reducing the need for interactive debug.
"SVTB provides a higher-level, software-like approach to verification," said Oz Levia, VP of Product Marketing at SpringSoft. "Verdi offers a unique structured approach to automating SVTB debug that deals with the abstract and dynamic nature of testbench verification. With insight into complex testbench behavior that is correlated to activity on the design side, engineers can observe what is going on in the entire design and verification environment."
Advanced SVTB Debug
The Verdi system provides full SVTB source code support with tight synchronization between the data coming from the design and the testbench. The Verdi system automatically records testbench messages and data into SpringSoft's defacto standard Fast Signal Database (FSDB). This provides a high-level view of testbench activity that can be analyzed alongside design data (value changes and assertion states) also contained in the FSDB to give a complete picture of the behavior of the entire environment.
New easy-to-use class and function browsers support the declarative nature of testbench-specific coding styles. These specialized Testbench Browsers enable engineers to visualize SVTB structures and simulation results, easily navigate the hierarchy of testbench modules, and automatically trace through source code to understand complex testbench code and to identify the origin of testbench problems. In addition, the Verdi system seamlessly integrates the automated logging mechanism with an interactive simulation mode that works with popular third-party simulators. This enables engineers to perform a more detailed analysis of testbench behavior at specific locations and times.
SpringSoft has published a detailed technical paper describing this automated, structured method for SVTB testbench debug and analysis. It is available for download from the SpringSoft web site at: SVTB Whitepaper
Verdi Automated Debug System
The Verdi Automated Debug System is SpringSoft's flagship product for advanced debug. It cuts debug time in half by automating the process of comprehending how complex IC and SoC designs work. The full-featured system automates behavior tracing over time with its unique analysis engines, provides a powerful set of design views to visualize and help analyze cause-and-effect relationships, and uses patented techniques to reveal the functional operation and interaction between the design, assertions and system testbench.
Pricing & Availability
All of the new SVTB debug capabilities are immediately available with the latest release of the Verdi Automated Debug System. The Verdi debug system is U.S. list priced at $14,000 for a one-year subscription license.
Verification Enhancement
SpringSoft is the only EDA vendor specializing in verification enhancement technologies and solutions. The company's VerdiTM Automated Debug, SilotiTM Visibility Automation and CertitudeTM Functional Qualification solutions work side by side with third-party simulators using industry-standard languages and interfaces to more easily comprehend and correct design behavior, improve the quality of verification environments, and enable engineers to achieve functional closure faster with more confidence and better results for system-on-chip designs.
About SpringSoft
SpringSoft, Inc. is a global supplier of specialized automation technologies that accelerate engineers during the design, verification and debug of complex digital, analog and mixed-signal ICs, ASICs, microprocessors, and SoCs. Its award-winning product portfolio features the Novas Verification Enhancement and Laker Custom IC Design solutions used by more than 400 of today's leading IDM and fabless semiconductor companies, foundries, and electronic systems OEMs. Headquartered in Hsinchu, Taiwan, and San Jose, California, SpringSoft is the largest company in Asia specializing in IC design software and a recognized industry leader in customer service with more than 400 employees located in multiple R&D sites and local support offices around the world. For more information, visit www.springsoft.com.
|
Related News
- AMIQ EDA Introduces New Capabilities in Its Verissimo SystemVerilog Testbench Linter
- AMIQ EDA Introduces Duplicate Code Detection in Its Verissimo SystemVerilog Testbench Linter
- High-speed comms options enable in-life debug and optimization for datacenter, HPC and storage customers
- Synopsys Introduces PrimeYield for 100X Faster SoC Yield Analysis and Optimization
- TRUECHIP Introduces TruEYE -The Debug GUI - A Unique tool for design & verification
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |