English
WideSail Technologies announces availability of their 10 Gb Ethernet FEC Decoder
Montreal, QC - May 20, 2009 - WideSail announces general availability of their new NIAGARAflow LDPC error correcting decoder core for 10 GbE. This core outperforms the competition in every metric including power consumption, throughput, latency and output Bit Error Rate. It is compliant with the 10 GbE standard (IEEE 802.3an) but can also be adapted to many other similar applications.
"We have spent many months polishing and perfecting this core through early customer engagements.", says Gord Harling, President and CEO of WideSail, "We are very pleased to announce its availability and to provide detailed data on its operation and benefits."
About WideSail Technologies
WideSail develops high performance error correction technology and is a world leader in the application of Low Density Parity Check (LDPC) decoding. WideSail's technology addresses the errors that occur during wired and wireless digital communications, as well as in semiconductor and magnetic storage devices. It's products provide excellent error correction performance at very high speeds with much lower power than competing technologies. For more information, visit www.widesail.com
"We have spent many months polishing and perfecting this core through early customer engagements.", says Gord Harling, President and CEO of WideSail, "We are very pleased to announce its availability and to provide detailed data on its operation and benefits."
About WideSail Technologies
WideSail develops high performance error correction technology and is a world leader in the application of Low Density Parity Check (LDPC) decoding. WideSail's technology addresses the errors that occur during wired and wireless digital communications, as well as in semiconductor and magnetic storage devices. It's products provide excellent error correction performance at very high speeds with much lower power than competing technologies. For more information, visit www.widesail.com
|
||||||
Related News
- Toshiba Announces Immediate IP Subsystem Availability of 10 Gigabit Ethernet for Custom LSI Platforms
- Need a Perfect Ethernet IP? Key ASIC's 0.13um 10/100 PHY IP Solution is Ready Now
- Reed Solomon Encoder and Decoder FEC IP Core From Global IP Core
- DVB-C2 LDPC/ BCH Decoder FEC IP Core From Global IP Core
- NR-5G Polar Decoder and Encoder FEC IP Core Available For Licensing and Implementation from Global IP Core
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |