Rambus Unveils New Innovations for Main Memory
Los Altos, California, United States - May 26, 2009 - Rambus Inc. (NASDAQ: RMBS), one of the world's premier technology licensing companies specializing in high-speed memory architectures, today unveiled a set of innovations that can advance computing main memory beyond current DDR3 data rate limits to 3200Mbps. These innovations, available for licensing, build on Rambus’ award-winning designs and include patented and patent pending technologies. Through this collection of innovations, designers can achieve higher memory data rates, higher effective throughput, better power efficiency and the increased capacity necessary for future computing applications.
"Product advancements in multi-core computing, virtualization and chip integration put ever-increasing demands on the memory sub-system, a key performance limiter in today’s performance computing systems," said Craig Hampel, Rambus Fellow. "This collection of breakthrough innovations from Rambus allows for memory systems that are better suited for the bandwidth and workloads of these throughput-oriented multi-core processors, increasing the design and solution space for future main memory to enable a new generation of computing platforms."
The Rambus key innovations to advance the main memory roadmap include:
- FlexPhase™ Technology - introduced in the XDR™ memory architecture, can enable higher data rates compared to direct strobing technology used in DDR3;
- Near Ground Signaling - supports high performance at greatly reduced IO power, allowing operation at 0.5V while still maintaining robust signal integrity;
- FlexClocking™ Architecture - introduced in Rambus’ Mobile Memory Initiative, reduces clocking power by eliminating the need for a DLL or PLL on the DRAM;
- Module Threading - increases memory efficiency and reduces DRAM core power, and when combined with Near Ground Signaling and FlexClocking technology, can cut total memory system power by over 40%;
- Dynamic Point-to-Point (DPP) - provides a path for capacity upgrades without compromising performance through robust point-to-point signaling.
Rambus licenses its broad portfolio of patented innovations for use in its leadership and industry-standard chip interface solutions, as well as industry defined interfaces.
About Rambus Inc.
Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed memory architectures. Since its founding in 1990, the Company's patented innovations, breakthrough technologies and renowned integration expertise have helped industry-leading chip and system companies bring superior products to market. Rambus' technology and products solve customers' most complex chip and system-level interface challenges enabling unprecedented performance in computing, communications and consumer electronics applications. Rambus licenses both its world-class patent portfolio as well as its family of leadership and industry-standard interface products. Headquartered in Los Altos, California, Rambus has regional offices in North Carolina, India, Germany, Japan, and Taiwan. Additional information is available at www.rambus.com.
Rambus has issued and/or pending patent applications relevant to technologies discussed in this press release.
|
Related News
- Rambus Unveils Mobile XDR Memory for Next-Generation Mobile Products
- Rambus Unveils Next Generation XDR Memory Interface
- Rambus to Demonstrate the World's Fastest Memory Device at Intel Developer Forum; New XDR DRAMs from Toshiba and Samsung Provide 8x the Bandwidth of Today's Main Memory
- Rambus Outlines Roadmap to Bring XDR to Main Memory
- Rambus Demonstrates Superior Power Efficiency of World's Fastest Memory
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |