Rocketchips First to demonstrate licensable analog IEEE 1394 PHY in Pure-Play Foundry Process
Rocketchips First to demonstrate licensable analog IEEE 1394 PHY in Pure-Play Foundry Process
MINNEAPOLIS, MN (June 1, 1999) -- RocketChips, Inc. (www.rocketchips.com) a designer of high-speed, high-performance analog and mixed-signal integrated circuits (ICs) and related intellectual property (IP) cores, has demonstrated a licensable analog IEEE 1394-compliant CMOS physical layer transceiver (PHY) in the process of a pure-play CMOS foundry, United Microelectronics Corporation (UMC). RocketChips believes that it is the first Intellectual Property provider to achieve a working, licensable analog PHY that is not captive to a proprietary foundry.
RocketChips initiated this design project in July 1998, with the announcement of an IP core licensing agreement with Faraday Technology Corp. to develop an IEEE 1394 compliant silicon CMOS transceiver to operate at 400 Mbps. This was the first announcement of an IEEE 1394-compliant CMOS transceiver to be available as a virtual component. Faraday has been responsible for the back-end chip implementation, fabrication and testing of the 1394 PHY through the UMC foundry.
"Demonstrating a licensable analog 1394 PHY for fabrication in pure-play foundries is an important milestone," said Robert Keller, Vice President of Business Development for RocketChips. "It demonstrates the progress we are making toward our goal to introduce the complete PHY as a licensable IP core and IC product."
RocketChips, Inc. designs, develops and licenses high-performance, high-bandwidth intellectual property (IP) components for use in "Systems-on-a-Chip" and other complex integrated circuits (ICs). The Company markets these components or "cores" under the trademark "RocketIP™" for a wide-range of applications in wired and wireless communications systems worldwide.
RocketChips maintains its corporate headquarters and Wireless IC Design Center in Minneapolis and other IC Design Centers in Ames, Iowa, and Austin, Texas.
Related News
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M is excited to announce the successful licensing of our partner's Silicon-Proven 1G Ethernet PHY IP Cores on a Tier-1 Foundry in Korea, using the advanced 14LPP process, in collaboration with a leading Tier-1 Korean customer
- Cadence Digital and Custom/Analog Design Flows Certified for Samsung Foundry's SF2 and SF3 Process Technologies
- Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies
- Analog Bits to Demonstrate Working Silicon on TSMC N3E Process at TSMC 2023 North America Technology Symposium
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |