English
CAST Expands Video IP Cores Line with New Video Deinterlacer
Woodcliff Lake, NJ -- June 4, 2009 -- Semiconductor IP provider CAST Inc. has released a new Basic Video Deinterlacer IP core (www.cast-inc.com/cores/vdint) .
The new core converts incoming interlaced video to progressive video format for further processing or display. It accepts an industry- standard 8-bit ITU-R BT.656 video stream for wide compatibility, and its lean processing means it requires little ASIC or FPGA area and causes practically no video transmission delay.
The Basic Video Deinterlacer core works standalone in a variety of applications, and will provide integrated support for CAST's upcoming revised H.264 1080p Video Encoder IP core.
Call +1 201-391-8300, email info@cast-inc.com, or visit www.cast-inc.com for more information.
The new core converts incoming interlaced video to progressive video format for further processing or display. It accepts an industry- standard 8-bit ITU-R BT.656 video stream for wide compatibility, and its lean processing means it requires little ASIC or FPGA area and causes practically no video transmission delay.
The Basic Video Deinterlacer core works standalone in a variety of applications, and will provide integrated support for CAST's upcoming revised H.264 1080p Video Encoder IP core.
Call +1 201-391-8300, email info@cast-inc.com, or visit www.cast-inc.com for more information.
|
||||||
CAST, Inc. Hot IP
Related News
- CAST Expands Streaming Video IP Line with Motion JPEG Subsystem
- CAST Expands Popular UDP/IP Networking Cores Line
- New Video Compressor and Camera Processor Cores Expand CAST's IP Line
- CAST 8051 IP Line Expands with IAR Systems Tool Support and New Tiny 8-bit MCU
- Silicon Image Expands IP Portfolio With High-Quality Video Processing Technology
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |