2D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
CAST Expands Video IP Cores Line with New Video Deinterlacer
The new core converts incoming interlaced video to progressive video format for further processing or display. It accepts an industry- standard 8-bit ITU-R BT.656 video stream for wide compatibility, and its lean processing means it requires little ASIC or FPGA area and causes practically no video transmission delay.
The Basic Video Deinterlacer core works standalone in a variety of applications, and will provide integrated support for CAST's upcoming revised H.264 1080p Video Encoder IP core.
Call +1 201-391-8300, email info@cast-inc.com, or visit www.cast-inc.com for more information.
|
CAST, Inc. Hot IP
Related News
- CAST Expands Streaming Video IP Line with Motion JPEG Subsystem
- CAST Expands Popular UDP/IP Networking Cores Line
- New Video Compressor and Camera Processor Cores Expand CAST's IP Line
- CAST 8051 IP Line Expands with IAR Systems Tool Support and New Tiny 8-bit MCU
- Silicon Image Expands IP Portfolio With High-Quality Video Processing Technology
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |