English
Synopsys CEO: Crisis will change the way chips are designed
Christoph Hammerschmidt, EE Times
(06/03/2009 2:09 PM EDT)
MUNICH, Germany —As if the current downturn weren't challenging enough, the semiconductor industry is also headed for increasing challenges from higher design costs and production at smaller geometries, according to Aart de Geus, chairman and CEO of Synopsys Inc.
The cost of designs is going up because of increasing costs for embedded software development and verification, both of which will grow disproportionately fast, de Geus said in a presentation at the GSA & IET Semiconductor Forum here Wednesday (June 3).
But de Geus noted that every crisis presents its own opportunities and said that the current economic recession is no different.
(06/03/2009 2:09 PM EDT)
MUNICH, Germany —As if the current downturn weren't challenging enough, the semiconductor industry is also headed for increasing challenges from higher design costs and production at smaller geometries, according to Aart de Geus, chairman and CEO of Synopsys Inc.
The cost of designs is going up because of increasing costs for embedded software development and verification, both of which will grow disproportionately fast, de Geus said in a presentation at the GSA & IET Semiconductor Forum here Wednesday (June 3).
But de Geus noted that every crisis presents its own opportunities and said that the current economic recession is no different.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Synopsys, Inc. Hot Verification IP
Related News
- EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
- Chip design’s recycle cycle: Interview with Aart de Geus, chairman and co chief executive, Synopsys
- Synopsys Announces Aart de Geus and Chi-Foon Chan to Become Co-CEOs
- Interview: Aart de Geus on AI-driven EDA
- EDA Chief Calls AI the New Driver
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards