Synopsys CEO: Crisis will change the way chips are designed
(06/03/2009 2:09 PM EDT)
MUNICH, Germany —As if the current downturn weren't challenging enough, the semiconductor industry is also headed for increasing challenges from higher design costs and production at smaller geometries, according to Aart de Geus, chairman and CEO of Synopsys Inc.
The cost of designs is going up because of increasing costs for embedded software development and verification, both of which will grow disproportionately fast, de Geus said in a presentation at the GSA & IET Semiconductor Forum here Wednesday (June 3).
But de Geus noted that every crisis presents its own opportunities and said that the current economic recession is no different.
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
- Chip design’s recycle cycle: Interview with Aart de Geus, chairman and co chief executive, Synopsys
- Synopsys Announces Aart de Geus and Chi-Foon Chan to Become Co-CEOs
- Interview: Aart de Geus on AI-driven EDA
- EDA Chief Calls AI the New Driver
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition