Synopsys CEO: Crisis will change the way chips are designed
(06/03/2009 2:09 PM EDT)
MUNICH, Germany —As if the current downturn weren't challenging enough, the semiconductor industry is also headed for increasing challenges from higher design costs and production at smaller geometries, according to Aart de Geus, chairman and CEO of Synopsys Inc.
The cost of designs is going up because of increasing costs for embedded software development and verification, both of which will grow disproportionately fast, de Geus said in a presentation at the GSA & IET Semiconductor Forum here Wednesday (June 3).
But de Geus noted that every crisis presents its own opportunities and said that the current economic recession is no different.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
- Chip design’s recycle cycle: Interview with Aart de Geus, chairman and co chief executive, Synopsys
- Synopsys Announces Aart de Geus and Chi-Foon Chan to Become Co-CEOs
- Interview: Aart de Geus on AI-driven EDA
- EDA Chief Calls AI the New Driver
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset