Sital's 1553 IP is used by NASA
Mark June 17th on you calendar as that's when NASA's Lunar Crater Observation and Sensing Satellite (LCROSS) and Lunar Reconnaissance Orbiter (LRO) will launch on an Atlas V from Cape Canaveral Air Force Station.
The Lunar Reconnaissance Orbiter (LRO) is the first mission in NASA's Vision for Space Exploration, a plan to return to the moon and then to travel to Mars and beyond. The LRO objectives are to finding safe landing sites, locate potential resources, characterize the radiation environment, and demonstrate new technology.
The spacecraft will be placed in low polar orbit (50 km) for a 1-year mission under NASA's Exploration Systems Mission Directorate. LRO will return global data, such as day-night temperature maps, a global geodetic grid, high resolution color imaging and the moon's UV albedo. However there is particular emphasis on the polar regions of the moon where continuous access to solar illumination may be possible and the prospect of water in the permanently shadowed regions at the poles may exist. Although the objectives of LRO are explorative in nature, the payload includes instruments with considerable heritage from previous planetary science missions, enabling transition, after one year, to a science phase under NASA's Science Mission Directorate.
More information available at http://lunar.gsfc.nasa.gov/mission.html
|
Related News
- Sital's Enhanced Reliability FPGA IP powers NASA's GEDI on board communications
- Sital Technology Announces the World's First Secured 1553 Component
- Sital's Mil-Std-1553 IP core for FPGA still orbiting the moon on board NASA’s Lunar Reconnaissance Orbiter
- CAES Supports NASA's Return to the Moon
- Eureka Technology IP Core Supports NASA's MARS 2020 Perseverance Rover Mission
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |