Avalon Announces the Issue of their First US Patent
The invention provides a skew (delay) detection and skew correction apparatus for a high-speed data communications system with multiple data lanes. In FPGAs, skew occurs between transmission lines upon transmission startup. The invention ensures that the skew between all lanes falls within a certain tolerance, enabling the FPGA to adhere to the SFI-5 standard. Most FPGAs will be deficient without the use of this product, so Avalon is extremely pleased to have this patent.
Skew is detected and corrected through an iterative process which employs an algorithm to systematically iterate through a number of skew injection parameters for each of the data lanes to identify offsetting skew amounts to be injected into the data lanes to re-align the data lanes and achieve transmission line alignment.
Founder and CTO Wally Haas says, "Avalon is committed to Intellectual Property protection. This patent is a key differentiator for Avalon and many 40G FPGA designs in the marketplace could infringe on our IP. With the granting of this first patent and another seven non-provisional United States patent applications filed, Avalon extends its leadership in the optical transport market."
|
Related News
- Avalon Granted Patent for Innovative Skew-correcting Apparatus
- Xiphera Receives Its First US Patent
- BrainChip Awarded Latest Patent for Event-Based Pattern Detection
- BrainChip's Latest US Patent Award Extends Intellectual Property Strength and its Leadership in Edge Learning
- BrainChip Awarded US Patent for Accessing Learned Functions in an Intelligent Target Device
Breaking News
- BrainChip Collaborates with Chelpis-Mirle on Security Solution
- VeriSilicon Launches the Industry-Leading Automotive-Grade Intelligent Driving SoC Design Platform
- New Audio Sample Rate Converter (ASRC) IP Core from CAST Offers Versatility with High Fidelity
- NEXT Semiconductor Technologies Collaborates with BAE Systems to Develop Next Generation Space-Qualified Chips
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- Baya Systems, Imagination Technologies and Andes Technology to Present on Heterogeneous Compute Architectures at Andes RISC-V CON Silicon Valley
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |