Avalon Announces the Issue of their First US Patent
The invention provides a skew (delay) detection and skew correction apparatus for a high-speed data communications system with multiple data lanes. In FPGAs, skew occurs between transmission lines upon transmission startup. The invention ensures that the skew between all lanes falls within a certain tolerance, enabling the FPGA to adhere to the SFI-5 standard. Most FPGAs will be deficient without the use of this product, so Avalon is extremely pleased to have this patent.
Skew is detected and corrected through an iterative process which employs an algorithm to systematically iterate through a number of skew injection parameters for each of the data lanes to identify offsetting skew amounts to be injected into the data lanes to re-align the data lanes and achieve transmission line alignment.
Founder and CTO Wally Haas says, "Avalon is committed to Intellectual Property protection. This patent is a key differentiator for Avalon and many 40G FPGA designs in the marketplace could infringe on our IP. With the granting of this first patent and another seven non-provisional United States patent applications filed, Avalon extends its leadership in the optical transport market."
|
Related News
- Avalon Granted Patent for Innovative Skew-correcting Apparatus
- Xiphera Receives Its First US Patent
- BrainChip Awarded Latest Patent for Event-Based Pattern Detection
- BrainChip's Latest US Patent Award Extends Intellectual Property Strength and its Leadership in Edge Learning
- BrainChip Awarded US Patent for Accessing Learned Functions in an Intelligent Target Device
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |