ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
Noesis Technologies Releases Fully Configurable Interleaver-Deinterleaver IP
The ntINT_DEINT is a fully configurable interleaver-deinterleaver compliant to a variety of industry standards such as DVB, ATSC, IEEE 802.16 e.t.c.
Its main features are the following:
- Supports Rectangular Block or Convolutional (de) interleaving.
- Rectangular Block (de) interleaver configuration:
- Block size
- Number of rows
- Number of columns
- Rows and/or columns permutations
- Convolutional (de) interleaver configuration:
- Number of branches
- Configurable branch length
- Supports continuous block data flow
- Configurable number of bits per symbol.
- Handshaking logic for I/O data flow control.
- Fully synchronous design, using single clock.
ntINT_DEINT is available under a flexible licensing scheme as parameterizable VHDL or Verilog source code or as a fixed netlist in various FPGA target technologies.
About Noesis Technologies
Noesis Technologies is a leading provider of Forward Error Correction IP core solutions. Noesis Technologies specializes in the design, development and marketing of high quality, cost effective communication IP cores and provides VLSI design services. Its field of expertise include Forward Error Correction, Cryptography and Networking technology. In these fields, a broad range of high quality IP cores are offered.
Noesis IP cores have been licensed worldwide and its impressive list of customers ranges from large companies to dynamic startups in diverse market sectors such telecommunications, networking, military, industrial control and lower-power portable.
For more information and detailed datasheets please email your request at info@noesis-tech.com
|
Noesis Technologies Hot IP
Related News
- Noesis Technologies releases a fully configurable FFT/IFFT processor
- Noesis Technologies releases fully configurable N-point FFT/IFFT core
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Noesis Technologies releases its XTS mode AES processor IP Core
- DCD Presents the DBLCD32, a Fully Configurable, Universal LCD/TFT Display Controller
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |