Noesis Technologies Releases Fully Configurable Interleaver-Deinterleaver IP
The ntINT_DEINT is a fully configurable interleaver-deinterleaver compliant to a variety of industry standards such as DVB, ATSC, IEEE 802.16 e.t.c.
Its main features are the following:
- Supports Rectangular Block or Convolutional (de) interleaving.
- Rectangular Block (de) interleaver configuration:
- Block size
- Number of rows
- Number of columns
- Rows and/or columns permutations
- Convolutional (de) interleaver configuration:
- Number of branches
- Configurable branch length
- Supports continuous block data flow
- Configurable number of bits per symbol.
- Handshaking logic for I/O data flow control.
- Fully synchronous design, using single clock.
ntINT_DEINT is available under a flexible licensing scheme as parameterizable VHDL or Verilog source code or as a fixed netlist in various FPGA target technologies.
About Noesis Technologies
Noesis Technologies is a leading provider of Forward Error Correction IP core solutions. Noesis Technologies specializes in the design, development and marketing of high quality, cost effective communication IP cores and provides VLSI design services. Its field of expertise include Forward Error Correction, Cryptography and Networking technology. In these fields, a broad range of high quality IP cores are offered.
Noesis IP cores have been licensed worldwide and its impressive list of customers ranges from large companies to dynamic startups in diverse market sectors such telecommunications, networking, military, industrial control and lower-power portable.
For more information and detailed datasheets please email your request at info@noesis-tech.com
|
Noesis Technologies Hot IP
Related News
- Noesis Technologies releases a fully configurable FFT/IFFT processor
- Noesis Technologies releases fully configurable N-point FFT/IFFT core
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Noesis Technologies releases its XTS mode AES processor IP Core
- DCD Presents the DBLCD32, a Fully Configurable, Universal LCD/TFT Display Controller
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |