Agnisys announces free download of a smart IP Documentation tool
“We would like users to experience, first hand, how easy it is to use this tool without the need to learn a new language or GUI. It streamlines your documentation and generates consistent code. All this while knowing that your all important data is under your complete control, stored in an international standard format”, said Anupam Bakshi, CEO of Agnisys, Inc.
IDesignSpec enables design teams to create specification for IP and SoCs and automatically generate several views such as VHDL, Verilog, SystemVerilog, C/C++ header files, IP-XACT, SystemRDL, testbench code, and documentation in various formats. This saves time and improves quality and time-to-market for developing IP and SoCs.
The free version is available as an OpenOffice.org extension from the OpenOffice.org’s extension site. It enables users to use the editor to create IP specification and check consistency errors on data entry right in the document. It is available from http://extensions.services.openoffice.org/project/idesignspec
The paid version enables complete SoC development and generates many more derived views.
About OpenOffice.org
OpenOffice.org is the leading open-source office software suite for word processing, spreadsheets, presentations, graphics, databases and more. It is available in many languages and works on all common computers. It stores all your data in an international open standard format and can also read and write files from other common office software packages. It can be downloaded and used completely free of charge for any purpose. Visit http://openoffice.org for more information.
About Agnisys, Inc.
Agnisys develops tools and provides services for the design of FPGAs, ASICs and Systems. Its’ mission is to bring high ROI design/verification products to market and provide exceptional services to its customers. Visit http://agnisys.us for more details.
|
Related News
- SignatureIP launches its new iNoCulator NoC configuration tool with a free trial offer
- Feature-rich RISC-V IDE Available for Free Download
- Dolphin Integration makes available in free download its innovative IDE SmartVision, for the RISC-V ecosystem
- RTOS Synthesis Tool SynthOS Goes Online For Free
- Agnisys Offers Free Register Generator for UVM
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |