Synopsys Continues Galaxy Custom Designer Momentum with 2009.06 Release
Release Brings New Advances in Productivity with Advanced Analog Environment and Schematic Driven Layout
MOUNTAIN VIEW, Calif., June 15, 2009 -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced availability of advanced analog simulation and layout capabilities in its Galaxy Custom Designer™ implementation solution. The new features in the 2009.06 release deliver productivity advances to aid analog circuit designers and layout engineers, enabling Synopsys to further extend its reach in the custom implementation segment.
The Custom Designer 2009.06 release adds significant new capabilities, including high-capacity, high-performance schematic-driven layout (SDL) designed for today's large analog blocks. The SDL capability features robust schematic and layout synchronization technology and a streamlined engineering change order (ECO) flow. Also included in the 2009.06 release is an easy-to-use analog simulation and analysis environment featuring high-performance waveform display and processing, mixed text/schematic integration and Tcl scripting for batch verification.
"Designer productivity should quickly improve with Custom Designer's new capabilities. Additionally, the open environment and support for interoperable process design kits should enhance design reuse and portability," said Anand Valavi, group head and manager, Analog Mixed Signal Group at Wipro. "The 2009.06 release of Custom Designer continues Synopsys' established record of delivering differentiated capabilities with the same high quality, ease-of-use and enhanced productivity that we have come to expect."
Introduced in September 2008, Custom Designer is a modern-era custom implementation solution that delivers superior ease-of-use and leverages Synopsys' Galaxy™ Implementation Platform to provide a unified solution for custom and digital designs. Built natively on the OpenAccess database, it offers unprecedented support for legacy designs and interoperable process design kits (PDKs).
"Our vision is to deliver the industry's most productive and open custom implementation solution," said Paul Lo, senior vice president and general manager of the Analog/Mixed-Signal Group at Synopsys. "We are breaking new ground and delivering innovative capabilities previously not available in existing products. This release represents a major step in our mission to deliver advanced technologies to enhance designers' productivity through automation."
About Synopsys
Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Continues Innovation Momentum with Latest IC Compiler II Release
- IC Manage Announces Global Design Data Management for Synopsys' Galaxy Custom Designer Solution
- Priva Technologies Integrates Synopsys Galaxy Custom Designer Solution Into SoC Design Flow
- Creative Chips Adopts Synopsys' Galaxy Custom Designer Mixed-Signal Implementation Solution
- Synopsys Enters Mixed-Signal Implementation Market With Galaxy Custom Designer
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |