SiliconBlue Launches "Turbo" Speed Version of Ultra-Low Power iCE65 mobileFPGA Family
Update: Lattice Semiconductor to Acquire SiliconBlue (Dec 09, 2011)
- New Turbo (-T) option delivers 65% faster speed at ultra-low power
- Expands total number of programmable logic offerings to 20

Price, Availability, Support
Customers can immediately begin designing with these new product/package combinations using the iCEcube™ VHDL/Verilog-based development software. Unit cost for iCE65L04-T in CS63 package is $1.95US, and $3.90US for the iCE65L08 in CC72, both in 1M unit quantities (2010). CS63 is now available in high volume and CC72 available in sample quantities. All devices are available now in both sample and production quantities.
About SiliconBlue
SiliconBlue provides a new class of ultra-low power, single-chip, SRAM FPGAs designed specifically for handheld consumer applications. Manufactured on TSMC’s 65nm LP (low power) CMOS process, the iCE65 mobileFPGA family meets the power, price and area requirements for battery-operated products such as smart phones, eBooks/ePaper, netbooks, digital picture frames, mobile internet devices, portable media players, handheld POS, medical instruments, digital still cameras and flash camcorders. Headquartered in Santa Clara, California, the company has a highly skilled team of PLD experts who have been instrumental in developing and patenting many of the leading programmable logic technologies on the market today.
|
Related News
- SiliconBlue Announces Volume Production Shipments of its iCE65 Ultra-Low Power FPGAs
- mCube Unveils Its First Ultra-Low Power Accelerometer Family Optimized for Wearables and the "Internet of Moving Things"
- SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family
- SiliconBlue iCE65 mobileFPGA Family Strengthens Consumer Handheld Leadership with World's First Wafer Level Chip Scale Package SRAM FPGAs
- SiliconBlue Pioneers New FPGA Technology for Handheld, Ultra-Low Power Applications
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |