Process Detector (For DVFS and monitoring process variation)
SiliconBlue Launches "Turbo" Speed Version of Ultra-Low Power iCE65 mobileFPGA Family
Update: Lattice Semiconductor to Acquire SiliconBlue (Dec 09, 2011)
- New Turbo (-T) option delivers 65% faster speed at ultra-low power
- Expands total number of programmable logic offerings to 20

Price, Availability, Support
Customers can immediately begin designing with these new product/package combinations using the iCEcube™ VHDL/Verilog-based development software. Unit cost for iCE65L04-T in CS63 package is $1.95US, and $3.90US for the iCE65L08 in CC72, both in 1M unit quantities (2010). CS63 is now available in high volume and CC72 available in sample quantities. All devices are available now in both sample and production quantities.
About SiliconBlue
SiliconBlue provides a new class of ultra-low power, single-chip, SRAM FPGAs designed specifically for handheld consumer applications. Manufactured on TSMC’s 65nm LP (low power) CMOS process, the iCE65 mobileFPGA family meets the power, price and area requirements for battery-operated products such as smart phones, eBooks/ePaper, netbooks, digital picture frames, mobile internet devices, portable media players, handheld POS, medical instruments, digital still cameras and flash camcorders. Headquartered in Santa Clara, California, the company has a highly skilled team of PLD experts who have been instrumental in developing and patenting many of the leading programmable logic technologies on the market today.
|
Related News
- SiliconBlue Announces Volume Production Shipments of its iCE65 Ultra-Low Power FPGAs
- mCube Unveils Its First Ultra-Low Power Accelerometer Family Optimized for Wearables and the "Internet of Moving Things"
- SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family
- SiliconBlue iCE65 mobileFPGA Family Strengthens Consumer Handheld Leadership with World's First Wafer Level Chip Scale Package SRAM FPGAs
- SiliconBlue Pioneers New FPGA Technology for Handheld, Ultra-Low Power Applications
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |