English
TSMC Reports Foundry's First 28 Nanometer Low Power Platform Technology with Fully Functional 64Mb SRAM
Hsinchu, Taiwan, R.O.C. –June 17, 2009 – Taiwan Semiconductor Manufacturing Company (TWSE: 2330, NYSE: TSM) today announced it has successfully developed the first 28-nanometer (nm) low power technology that continues the scaling trend and extends Silicon Oxynitride (SiON)/poly usage beyond 32 nanometer with a dual/triple gate oxide process. Other characteristics from this technology includes high density and low Vcc_min 6-T SRAM cells, low leakage transistors, well-proven conventional analog/RF/electrical fuse components and low-RC Cu-low-k interconnect. This development was presented today in a paper at the 2009 Symposia on VLSI Technology and Circuits in Kyoto, Japan.
Additionally, the paper reports good 64Mb SRAM functional yield with a competitive cell size of 0.127 um², and a raw gate density as high as 3900 kGate/mm² in this 28nm dual/triple gate oxide SoC technology. Good SRAM Vcc_min, electrical fuse, and analog performance have also been achieved which proves the manufacturability of this technology.
This leading edge technology demonstrates TSMC’s commitment and ability to extend SiON/Poly as a cost-effective solution for low power and high performance. In the paper presented, low standby and low operating power transistors using SiON optimized with strain engineering and aggressive oxide thickness provide up to 25~40% speed improvement or 30~50% active power reduction over prior 45nm technology.
“This development was achieved through close collaboration with customers who are pushing their own boundaries of new applications requiring 28nm technology,” said Dr. Jack Sun, vice president R&D at TSMC. “We continue this quest to support the most advanced applications being designed by the innovators in the semiconductor industry,” he said.
In the previous announcement made in September 2008, TSMC plans to deliver its 28nm process in early 2010 as a full node technology offering options of power-efficient high performance and lower power technologies. TSMC is now on track to deliver 28nmtechnology platforms to its customers.
Additionally, the paper reports good 64Mb SRAM functional yield with a competitive cell size of 0.127 um², and a raw gate density as high as 3900 kGate/mm² in this 28nm dual/triple gate oxide SoC technology. Good SRAM Vcc_min, electrical fuse, and analog performance have also been achieved which proves the manufacturability of this technology.
This leading edge technology demonstrates TSMC’s commitment and ability to extend SiON/Poly as a cost-effective solution for low power and high performance. In the paper presented, low standby and low operating power transistors using SiON optimized with strain engineering and aggressive oxide thickness provide up to 25~40% speed improvement or 30~50% active power reduction over prior 45nm technology.
“This development was achieved through close collaboration with customers who are pushing their own boundaries of new applications requiring 28nm technology,” said Dr. Jack Sun, vice president R&D at TSMC. “We continue this quest to support the most advanced applications being designed by the innovators in the semiconductor industry,” he said.
In the previous announcement made in September 2008, TSMC plans to deliver its 28nm process in early 2010 as a full node technology offering options of power-efficient high performance and lower power technologies. TSMC is now on track to deliver 28nmtechnology platforms to its customers.
|
||||||
Related News
- TSMC Reports Foundry's First 32-Nanometer Technology with Functional SRAM
- M31 Technology Develops SRAM Compiler IP on TSMC's 28nm Embedded Flash Process Technology Providing High Performance and Low Power Solutions
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Intel Custom Foundry Certifies Synopsys Design Platform for Intel's 22nm FinFET Low Power Process Technology
- Menta Embeds sureCore Low Power SRAM IP on TSMC's 28nm Process
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |