LogicVision's Memory BIST & Automated Diagnosis Solutions Included by TSMC in Its Advanced Embedded Memory Development Program and QA Flow
"Embedded memories represent a key building block in today's SOCs. TSMC is committed to providing its customers with the most advanced embedded memory IP components as they migrate to 40nm and beyond," said Dan Kochpatcharin, deputy director, IP marketing at TSMC. "LogicVision provides an integrated solution that TSMC can efficiently insert BIST into our test chips without effecting design schedules while at the same time providing very powerful diagnostic capabilities crucial to understanding the performance metrics of TSMC memories."
LogicVision's ETMemory solution provides a comprehensive, integrated and low area overhead solution for at-speed test and repair of embedded memories. The solution provides automation for integrating and verifying embedded memory test and repair capabilities within any design. Once integrated, these capabilities not only provide a manufacturing test solution, but also deliver yield improvement through on-chip memory repair analysis and electrical Fuse management. LogicVision's Silicon Insight software provides a fully interactive graphical environment for diagnosing and characterizing memories tested using LogicVision's memory BIST capabilities. Memory failure information is generated in real time and can be analyzed with respect to parameters such as voltage and clock frequency. These solutions have been proven on hundreds of designs and across multiple technology nodes down to 40nm.
"Our ETMemory and Silicon Insight products have been developed to handle the industry's most advanced designs," said Stephen Pateras, Vice-President of Marketing at LogicVision. "We are proud that our solutions are playing an important role in TSMC's advanced memory development."
About LogicVision Inc.
LogicVision (Nasdaq: LGVN) provides a comprehensive set of proprietary built-in-self-test (BIST) technologies for achieving the highest quality silicon manufacturing test while reducing test costs for complex System-on-Chip devices. LogicVision's Dragonfly Test Platform(TM) enables integrated circuit designers to embed BIST functionality into a semiconductor design. This functionality is used during semiconductor production test and throughout the useful life of the chip. The complete Dragonfly Test Platform, including the ETCreate(TM), Silicon Insight(TM) and Yield Insight(TM) product families, improves profit margins by reducing device field returns and test costs, accelerating silicon bring-up times and shortening both time-to-market and time-to-yield. For more information on the company and its products, please visit the LogicVision website at www.logicvision.com.
|
Related News
- T-RAM and GLOBALFOUNDRIES Enter into Joint Development Agreement for Application of T-RAM's Thyristor-RAM Embedded Memory to Advanced Technology Nodes
- LogicVision and Dolphin Technology Join Forces to Deliver Industry's Most Advanced High-Yield Embedded Memory Solution
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- Advanced DDR Memory Interface PHY's and Controllers IP Cores available in advanced process nodes including TSMC 7FFC
- Moortec Provide Embedded Monitoring Solutions for Arm's Neoverse N1 System Development Platform on TSMC 7nm Process Technology
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |