Atrenta Collaborates With Sonics and Denali on a 1Team-Genesis Reference Flow to Accelerate SoC Assembly
SAN JOSE, Calif.-- July 07, 2009 -- Atrenta Inc., the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow, today announced a collaboration with Sonics, Inc., and Denali Software, Inc., to build a reference flow based on Atrenta’s 1Team®-Genesis automated chip assembly product. The flow will facilitate a healthy eco-system of semiconductor intellectual property (IP) that is qualified and ready to use in automated system-on-chip (SoC) assembly.
The collaboration, launched under Atrenta’s SpyLinks™ partner program, enables IP suppliers to ensure seamless integration of their IP portfolio into the 1Team-Genesis automated chip assembly and feasibility analysis solution. The result of this collaboration is a reference flow that defines the interfaces to the supplier’s IP generators, pre-qualifies their IP-XACT™ models and ensures that the generated RTL is “SpyGlass® clean.”
Atrenta plans to expand the collaboration to a broad set of IP suppliers to help create a healthy eco-system of ready-to-integrate IP. This program is open to all IP suppliers, both commercial and captive, including providers of bus fabrics, processors, DSPs, interface IPs, memories, controllers, and any other IP relevant to SoC design.
“The efficiency and time-to-market benefits of platform-based design and rapid chip assembly are significant,” said Piyush Sancheti, senior director of business development at Atrenta. “With 1Team-Genesis, we have built a best-in-class chip assembly and feasibility analysis solution. This collaboration with our SpyLinks IP partners is an important step toward making SoC design truly 'plug-and-play' for our customers, thus preventing chip integration woes.”
“Sonics’ value is allowing our customers to add any IP, from any source at any time,” said Jack Browne, senior vice president of marketing and sales at Sonics, Inc. “Our on-chip-network IP must be highly configurable as customers integrate 50 or more IP blocks from multiple sources into a single SoC. Sonics is pleased to be working with Atrenta’s 1Team-Genesis to provide an SoC assembly platform that makes it easy for the SoC developer to configure the on-chip-network for connectivity of all the components in the system. This collaboration will provide a significant productivity boost for chip architects.”
“Memory access speed is a critical design consideration for most chips today. Our Databahn™ DRAM controller is widely used in the industry for an optimal interface between the IC and DRAM devices,” said Marc Greenberg, director, technical marketing at Denali Software, Inc. “Databahn is fully configurable for performance, power, and port arbitration. This collaboration with Atrenta makes it possible for SoC architects to explore feasibility of their architecture and then dial-in the parameters and generate an appropriate Databahn configuration. This is powerful stuff.”
Atrenta, Sonics, and Denali will showcase the results of their collaboration in a joint demonstration of an automated chip assembly flow in Atrenta’s booth at the 46th Design Automation Conference in San Francisco. For details and signup, please visit: http://www.atrenta.com/dac2009/sessions.html
About Atrenta
Atrenta is the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow. Customers benefit from Atrenta tools and methodologies to capture design intent, explore implementation alternatives, validate RTL and optimize designs early, before expensive and time-consuming detailed implementation. With over 150 customers, including the world’s top 10 semiconductor companies, Atrenta provides the most comprehensive solution in the industry for Early Design Closure. For more information, visit www.atrenta.com. Atrenta, Right from the Start!
|
Related News
- Synopsys, Ansys and Keysight Accelerate 5G/6G SoC Designs with New mmWave Reference Flow for TSMC Process Technology
- Sonics Collaborates with GLOBALFOUNDRIES to Accelerate Adoption of Power and Performance Capabilities of the 22FDX Process by SoC Designers
- Siemens collaborates with Intel Foundry to contribute 3D-IC technology leadership for Intel's EMIB reference flow
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- Ansys and Synopsys Accelerate RFIC Semiconductor Design with New Reference Flow for Samsung Technology
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |