Ceva-Waves Bluetooth 5.3 Low Energy Baseband Controller, software and profiles
Gennum Debuts PCI Express 3.0 IP, Showcases Bridging Solutions for HD Video at PCI-SIG
July 9, 2009 -- Gennum Corporation (TSX: GND) continues to push performance limits for PCI Express (PCIe) with demonstrations next week at the PCI-SIG Developers Conference being held in San Jose July 15-16. Gennums Snowbush IP group will showcase the industry's first public demonstration of a PCIe 3.0 PHY, highlighting its unprecedented electrical performance, as well as demonstrations of PCIe 2.0 and SATA IP in a PCIe SATA bridge. Gennum will also demonstrate 3 gigabits (Gb/s) live video capture using Gennum's PCIe 2.0 solutions, underscoring the potential for PCIe in SDI video applications.
Technical experts from Gennum will also present at the two-day conference, an event designed to provide intensive training on all aspects of PCIe.
What:
- PCIe HD Video Capture Demonstration
- PCIe 3.0 PHY IP Demonstration
- “Anatomy and Applications of PCIe Switching Technology” Paper Presentation
- “Optimizing PCIe Performance in PCs & Embedded Systems” Paper Presentation
PCI-SIG Conference, San Jose Convention Center, Gennum Booth #14
About Gennum
Gennum Corporation (TSX: GND) designs innovative semiconductor solutions and intellectual property (IP) cores for the worlds most advanced consumer connectivity, enterprise, video broadcast and data communications products. Leveraging the companys proven optical, analog and mixed-signal products, and IP, Gennum enables multimedia and data communications products to send and receive information without compromising the signal integrity. A recognized award-winner for advances in high definition (HD) broadcasting, Gennum is headquartered in Burlington, Canada, and has global design, research and development and sales offices in Canada, Germany, India, Japan, Korea, Mexico, Taiwan, the United States and the United Kingdom.
|
Related News
- Northwest Logic's PCI Express 3.0 Solution passes PCI-SIG PCIe 3.0 Compliance Testing at First Official PCIe 3.0 Compliance Workshop
- Cadence Demonstrates PCI Express 3.0 Offering at 2011 PCI-SIG Developers Conference
- PCI-SIG Releases PCI Express 3.0 Specification
- PCI-SIG Announces PCI Express 3.0 Bit Rate for Products in 2010 and Beyond
- Mobiveil's GPEX PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |