English
Register File with low power retention mode and 3 speed options
UMC denies 65-nm yield issues
Foundry blames tight capacity for 'isolated' customer supply requirements
Dylan McGrath, EE Times
(07/07/2009 12:37 PM EDT)
SAN FRANCISCO -- United Microelectronics Corp. (UMC) Tuesday (July 7) denied a report that it experienced yield problems on its 65-nm process and said some isolated problems in meeting customer requirements were the result of tight capacity due to customer rush orders.
On Monday (July 6) Taiwan IT media outlet DigiTimes cited unidentified industry sources in reporting that programmable logic vendor Xilinx Inc. experienced supply constraints due to problems with UMC's 65-nm yield. Xilinx (San Jose, Calif.) last week lowered its June quarter revenue estimate, citing a shortfall in sales due to inability to meet strong demand for its Virtex-5 FPGAs.
Dylan McGrath, EE Times
(07/07/2009 12:37 PM EDT)
SAN FRANCISCO -- United Microelectronics Corp. (UMC) Tuesday (July 7) denied a report that it experienced yield problems on its 65-nm process and said some isolated problems in meeting customer requirements were the result of tight capacity due to customer rush orders.
On Monday (July 6) Taiwan IT media outlet DigiTimes cited unidentified industry sources in reporting that programmable logic vendor Xilinx Inc. experienced supply constraints due to problems with UMC's 65-nm yield. Xilinx (San Jose, Calif.) last week lowered its June quarter revenue estimate, citing a shortfall in sales due to inability to meet strong demand for its Virtex-5 FPGAs.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Cypress and UMC Deliver ICs on New 65-Nanometer SONOS Embedded Flash Technology
- CEO: UMC to get 91 new IPs based on 65-nm technologies
- UMC Issues Follow-up Statement Regarding Recent Legal Developments
- UMC Issues Statement in Response to Recent Indictment and Civil Complaint
- Cypress Achieves Aerospace-Grade QML Certification for its 65nm and 40nm SRAM Devices at UMC
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains