Process Detector (For DVFS and monitoring process variation)
NXP CoolFlux BSP's 12-bit computation has pros and cons for low-power baseband
dspdesignline.com (July 09, 2009)

The core is based on the similarly named CoolFlux DSP, which was designed for use in low-power audio applications and introduced in 2004. Relative to the older core, NXP says that the CoolFlux BSP has been enhanced to increase its performance in baseband processing while retaining a small footprint and low power.
According to NXP, the CoolFlux BSP core will run at 290 MHz in a 65-nm process and consume about 65K gates and 20 mW at 1.2 volts. It is designed to be used as a co-processor or in standalone mode, and can also be used as part of a multi-core system.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
NXP Hot IP
Related News
- CEVA Announces Silicon-based Platform to Streamline Development of Low-Power 'Smart and Connected' Devices
- Malaspina Labs VoiceBoost Integrates into NXP's CoolFlux DSP Core
- Rubidium Voice Trigger and Speech Recognition Integrates into NXP's CoolFlux DSP Core
- TI's multicore software development kit extended to low-power DSP + ARM devices
- Tensilica's ConnX Baseband Engine DSP Core Successfully Deployed by NXP Semiconductors
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset