English
7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Oasys Design Systems Revolutionizes Synthesis for 20M+ Gate Designs
Chip Synthesis Concept Attracts EDA Veterans as Backers
SANTA CLARA, Calif. -- July 13, 2009 -- Oasys Design Systems today came out of stealth mode operation to unveil "Chip Synthesis," a new EDA product category that company founders say reinvents RTL synthesis for chips beyond 20-million gates. The Oasys Chip Synthesis technology can synthesize an entire design from RTL to placed gates in a single bite, and do it in a fraction of the time. Leading-edge semiconductor companies worldwide have started using Oasys.
“The Oasys technology has been built from the ground up to overcome some of the very fundamental limitations of traditional RTL and physical synthesis tools,” said Paul van Besouw, president/CEO of Oasys Design Systems. “This is a new platform for RTL design that can handle today’s most complex designs. The early consideration of physical information using Oasys’ unique Place First approach ensures the best quality of results and a convergent flow all the way through layout.”
Founded in 2004, Oasys recently attracted the support of legendary EDA leadership. The board of directors includes Joe Costello, former CEO of Cadence Design Systems, Sanjiv Kaul, former Sr. VP and GM of Synopsys, and Larry Yoshida, former CEO of Innotech and Tokyo Electron.
"The EDA industry began with a flurry of invention and was maintained by incremental innovation. Breakthrough innovation is the only way to rejuvenate the EDA industry," said Costello. "When I learned of the Oasys approach to a significant problem, I saw real invention again. I had to get involved."
Kaul added, "There comes a time in every industry when incremental improvements are no longer sufficient. The Oasys solution is so revolutionary it creates a new product category that overcomes the challenges of today's mega designs. This is the next platform for design implementation."
"A successful sales program begins by listening to the pain of the customer base," Yoshida stated. "Oasys Design Systems began their process of invention with that pain as the starting place, and that will make all the difference."
About Oasys Design Systems
Oasys Design Systems is a privately funded company providing Chip Synthesis technology, a fundamental shift in how synthesis is applied to the design and implementation of IC’s larger than 20 million gates. The company has attracted the support of legendary EDA leadership and its products are in use at leading edge semiconductor and systems companies worldwide. For more information visit the website at http://www.oasys-ds.com
SANTA CLARA, Calif. -- July 13, 2009 -- Oasys Design Systems today came out of stealth mode operation to unveil "Chip Synthesis," a new EDA product category that company founders say reinvents RTL synthesis for chips beyond 20-million gates. The Oasys Chip Synthesis technology can synthesize an entire design from RTL to placed gates in a single bite, and do it in a fraction of the time. Leading-edge semiconductor companies worldwide have started using Oasys.
“The Oasys technology has been built from the ground up to overcome some of the very fundamental limitations of traditional RTL and physical synthesis tools,” said Paul van Besouw, president/CEO of Oasys Design Systems. “This is a new platform for RTL design that can handle today’s most complex designs. The early consideration of physical information using Oasys’ unique Place First approach ensures the best quality of results and a convergent flow all the way through layout.”
Founded in 2004, Oasys recently attracted the support of legendary EDA leadership. The board of directors includes Joe Costello, former CEO of Cadence Design Systems, Sanjiv Kaul, former Sr. VP and GM of Synopsys, and Larry Yoshida, former CEO of Innotech and Tokyo Electron.
"The EDA industry began with a flurry of invention and was maintained by incremental innovation. Breakthrough innovation is the only way to rejuvenate the EDA industry," said Costello. "When I learned of the Oasys approach to a significant problem, I saw real invention again. I had to get involved."
Kaul added, "There comes a time in every industry when incremental improvements are no longer sufficient. The Oasys solution is so revolutionary it creates a new product category that overcomes the challenges of today's mega designs. This is the next platform for design implementation."
"A successful sales program begins by listening to the pain of the customer base," Yoshida stated. "Oasys Design Systems began their process of invention with that pain as the starting place, and that will make all the difference."
About Oasys Design Systems
Oasys Design Systems is a privately funded company providing Chip Synthesis technology, a fundamental shift in how synthesis is applied to the design and implementation of IC’s larger than 20 million gates. The company has attracted the support of legendary EDA leadership and its products are in use at leading edge semiconductor and systems companies worldwide. For more information visit the website at http://www.oasys-ds.com
|
||||||
Related News
- Introducing the Cutting-Edge USB 3.0/ PCIe 3.0 Combo PHY IP Core in 28HPC+ for High-Performance SoC Designs
- Cadence and UMC Certify mmWave Reference Flow on 28HPC+ Process for Advanced RF Designs
- Axell Switches to Synopsys' Design Compiler RTL Synthesis Solution for Graphics IC Designs
- S2C Prodigy Cloud Cube Enables FPGA Prototyping of 1 Billion Gate Designs
- Mentor Graphics Acquires Oasys RealTime to Bring RTL Synthesis to its Digital Implementation Flow
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |