English
Agnisys announces an innovative tool for Verification Management and Requirement Tracking
San Francisco -- July 27 2009 -- Agnisys Inc. today announced IVerifySpec, a tool that ensures closure for Verification planning and execution. Using this tool and associated methodology, design/verification engineers and managers have a complete handle on the verification process. It eliminates the guessing game from hardware verification management. IVerifySpec keeps the focus on requirements while teams develop the verification plans, and execute the plan.
“Verification process is often an endless process. Progress is often measured in number of tests, duration of tests, or coverage matrix. This can lead the verification teams onto wrong paths and endless spirals where the verification effort is far removed from the business objective. With IVerifySpec, the design team, the verification team and the management, all have a clear understanding of what business purpose the verification effort is serving, this leads to a more focused team, better quality and faster time to market”, said Anupam Bakshi, CEO of Agnisys, Inc.
IVerifySpec brings together the requirements, the verification plan, the results of the verification process and the bugs, all in one document. In a pioneering use of the document editor as the interface, Agnisys has brought a new, innovative approach to requirement management. The tool and methodology have been deployed at several companies in US.
About Agnisys, Inc.
Agnisys develops tools and provides services for the design of FPGAs, ASICs and Systems. Its’ mission is to bring high ROI design/verification products to market and provide exceptional services to its customers. It’s tool IDesignSpec has been recommended as a “Must See” by many industry analysts at the Design Automation Conference, in San Francisco, CA. Visit http://agnisys.us for more details.
“Verification process is often an endless process. Progress is often measured in number of tests, duration of tests, or coverage matrix. This can lead the verification teams onto wrong paths and endless spirals where the verification effort is far removed from the business objective. With IVerifySpec, the design team, the verification team and the management, all have a clear understanding of what business purpose the verification effort is serving, this leads to a more focused team, better quality and faster time to market”, said Anupam Bakshi, CEO of Agnisys, Inc.
IVerifySpec brings together the requirements, the verification plan, the results of the verification process and the bugs, all in one document. In a pioneering use of the document editor as the interface, Agnisys has brought a new, innovative approach to requirement management. The tool and methodology have been deployed at several companies in US.
About Agnisys, Inc.
Agnisys develops tools and provides services for the design of FPGAs, ASICs and Systems. Its’ mission is to bring high ROI design/verification products to market and provide exceptional services to its customers. It’s tool IDesignSpec has been recommended as a “Must See” by many industry analysts at the Design Automation Conference, in San Francisco, CA. Visit http://agnisys.us for more details.
|
||||||
Related News
- Agnisys IncEDA startup announces innovative tool for register management of IP and SoCs
- TVS adds web interface to its asureSIGN verification tool for real-time requirements management sign-off status
- TransEDA announces Assertain, the first independent Verification Closure Management tool
- Agnisys Delivers Novel AI Technology and FPGA Support for IP and SoC Specification Automation
- SmartDV Unveils Automation Tool Suite for Use with Its Extensive Verification IP Portfolio
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |