English
The TSMC Tsunami at DAC 2009
By Peggy Aycinena
edadesignline.com (July 28, 2009)
In a well-orchestrated and clearly scripted show of force, the CEOs of the three "largest" companies in EDA appeared together under the Big Top at the 2009 Design Automation Conference in San Francisco on Monday, July 27th, for a highly touted afternoon keynote panel purportedly addressing "Futures for EDA."
There was only one problem with the event: The CEO of the single largest company in EDA was not actually there. Given that TSMC is listed more than any other company on the roster of exhibitors at DAC 2009, 13 different times, TSMC CEO Morris Chang should, in fact, have been seated on stage, side-by-side with Synopsys CEO Aart de Geus, Mentor Graphics CEO Wally Rhines, and Cadence CEO Lip-Bu Tan.
edadesignline.com (July 28, 2009)
In a well-orchestrated and clearly scripted show of force, the CEOs of the three "largest" companies in EDA appeared together under the Big Top at the 2009 Design Automation Conference in San Francisco on Monday, July 27th, for a highly touted afternoon keynote panel purportedly addressing "Futures for EDA."
There was only one problem with the event: The CEO of the single largest company in EDA was not actually there. Given that TSMC is listed more than any other company on the roster of exhibitors at DAC 2009, 13 different times, TSMC CEO Morris Chang should, in fact, have been seated on stage, side-by-side with Synopsys CEO Aart de Geus, Mentor Graphics CEO Wally Rhines, and Cadence CEO Lip-Bu Tan.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- EDA toolset parade at TSMC's U.S. design symposium
- TSMC's 3-nm Push Faces Tool Struggles
- Synopsys and TSMC Collaborate to Jumpstart Designs on TSMC's N2 Process with Optimized EDA Flows
- Synopsys Advances Designs on TSMC N3E Process with Production-Proven EDA Flows and Broadest IP Portfolio for AI, Mobile and HPC Applications
- Omni Design Announces Silicon Validated Gigasample+ Low Power ADC and DAC on TSMC 28nm Technology
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X