MOSIS Marks Expanded Semiconductor Foundry Offerings With Shuttle Runs for Silicon-On-Insulator (SOI)
MARINA DEL REY -- Calif., July 29, 2009 -- The MOSIS Service, a leading provider of semiconductor fabrication solutions, today announced that it has expanded its relationship with IBM to now include silicon-on-insulator (SOI) technology at multiple advanced lithography nodes. MOSIS is offering IBM's 45-nm SOI technology on 300mm wafers and IBM's 180-nm SOI technology on 200mm wafers. MOSIS customers now have a low-cost route to prototyping and low-volume production with leading-edge SOI foundry technologies that provide enhanced performance and very high integration capabilities.
The initial 45-nm shuttle run is scheduled for September 1, 2009. IBM's 45-nm 12S0 technology is the company's sixth generation of leading-edge SOI technologies and the first 300mm SOI technology to be offered through the MOSIS Service. This process provides significant transistor performance improvement (up to 30 percent) over traditional bulk technology at the same lithography node. The 45-nm SOI process offers four transistor options (Regular, High Vt, Super High Vt, Ultra High Vt), in addition to up to 11 metallization layers. A range of SRAM (Static Random Access Memory) and embedded DRAM (Dynamic Random Access Memory) options are also available, as well as a number of ESD (Electrostatic Discharge) protection options and high-quality passive elements. In addition to providing excellent isolation for analog circuit performance, this SOI offering can reduce the circuit area by up to 25 percent relative to bulk CMOS, which cuts the cost of overall semiconductor content.
The first available 180-nm SOI shuttle run has successfully been completed, with the next shuttle run scheduled for September 14, 2009. The low insertion loss and high isolation makes this technology an ideal choice for components such as RF switches that perform the function of On/Off devices in wireless applications like cell phones, WiMAX and WLANs (Wireless Local Area Networks).
"MOSIS is delighted to partner with IBM to now offer SOI foundry technologies," said Wes Hansford, Deputy Director of MOSIS. "The 180-nm 7RF SOI technology provides a very compelling alternative to GaAS (Gallium Arsenide) technology for RF switches, while the 45-nm SOI technology delivers outstanding performance while maximizing power efficiency and minimizing overall chip size for SOC (System-on-Chip) applications. By broadening our portfolio, MOSIS provides a single interface between designers and a greater range of foundry services, thereby enabling our clients with a faster and lower-cost route to market."
"This is a natural next step for our partnership with MOSIS and makes our advanced SOI technology accessible to an even broader array of innovators," said Regina Darmoni, IBM's Director of Analog/Mixed Signal & Digital Foundry. "MOSIS provides IBM with additional channels to market, and we are looking forward to this further expansion of our fabrication solutions to enable a new generation of advanced devices and clients."
Since 1981, MOSIS has fabricated more than 50,000 circuit designs for commercial firms, government agencies, and research and educational institutions around the world. MOSIS has been a partner of IBM since 2001 and today provides MPW (multi project wafer) services to enable low-cost prototyping, dedicated engineering runs, and low- to- medium-volume production through IBM's semiconductor fabs. MOSIS has now become a significant player in the semiconductor foundry industry by providing complete foundry solutions (including IC packaging and test) that are cost effective and have strong technical support. MOSIS provides designers with a single interface to a large portfolio of semiconductor technologies and greatly simplifies the task of working with many of the leading semiconductor foundries.
About the MOSIS Service
MOSIS provides fabrication services to designers of advanced integrated circuits (ICs). Through its global network of foundry partners, the company offers customers a faster and more affordable route to market with leading-edge solutions for prototype and low-volume production. MOSIS serves a large global customer base from its headquarters in Marina del Rey, California. For more information, please visit www.mosis.com.
|
Related News
- ARM Announces Industry's First Silicon-on-Insulator Physical IP Library for IBM's New 45nm SOI Foundry
- MosChip Technologies Appoints Semiconductor Industry Veteran, DVR Murthy As "Vice President of Strategic Initiatives" to Implement and Execute Expanded Solution Offerings
- ALTIS Semiconductor Selected as Long Term Foundry Partner for IBM Microelectronics SOI Technology
- IC Knowledge's Cost Modeling of Semiconductor Manufacturing Shows Fully Depleted Silicon-on-Insulator Technology to be the Most Cost-effective Approach at the 22nm Node
- IBM Announces Industry's Densest, Fastest On-Chip Dynamic Memory in 32-Nanometer, Silicon-on-Insulator Technology
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |