TSMC keynoter touts cooperative business models
(07/29/2009 2:51 AM EDT)
SAN FRANCISCO -- Future growth in EDA and other segments of the semiconductor industry supply chain depends on the evolution of a new breed of collaborative business model that enable partners to pool costs and increase profits, according to Fu-Chieh Hsu, vice president of Design & Technology Platform at leading foundry Taiwan Semiconductor Manufacturing Co. (TSMC).
Delivering a keynote address at the Design Automation Conference here Tuesday (July 28), Hsu said a community business model with tight partnerships could enable TSMC and ecosystem partners to collectively create greater value and get better returns by collaborating to reduce waste, development costs and maintenance overhead.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Silicon Creations Awarded TSMC's 2024 Open Innovation Platform Partner of the Year for Mixed Signal IP
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
- Agile Analog joins TSMC Open Innovation Platform IP Alliance Program
- SiFive Awarded TSMC Open Innovation Platform Partner of the Year
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset