Altera Extends Temperature Range of Stratix III FPGAs to Support Military Applications
High-Performance Devices Address Military Systems' Size, Weight and Power Constraints
San Jose, Calif. -- July 29, 2009 -- Altera Corporation today announced it has extended the temperature range for selected members of its Stratix® III FPGA family to support military applications operating in rugged environments. Offering Stratix III FPGAs with an extended temperature range is part of Altera's enhanced commercial off-the-shelf (COTS) strategy, which ensures military customers have access to the technology and economy of scale advantages provided by commercially available products.
Components used in military applications such as radar, electronic countermeasures and ground-combat communications equipment are required to operate in extreme environments. Selected members of Altera's high-performance Stratix III FPGAs support these applications by enabling operation between -55°C to +125°C. Altera's military-grade Stratix III FPGAs deliver a core clock performance up to 600 MHz, offer 533-MHz DDR3 DIMM support and feature up to 150K logic elements (LEs), 8 Mbits of embedded memory and up to 896 18x18 embedded multipliers. Stratix III FPGAs also feature Altera's innovative Programmable Power Technology, enabling customers to minimize power consumption and maximize performance in military applications.
“Altera's enhanced COTS strategy strives to meet the DOD's mandate of using commercially available products in military systems that meet their reliability, risk and performance requirements,” said Amr El-Ashmawi, senior business unit manager of Altera's military/aerospace business unit. “With our military-grade Stratix III FPGAs, Altera delivers an FPGA solution that specifically addresses the military's size, weight and power constraints while helping keep costs in check.”
Availability
Altera's Stratix III FPGA family is currently shipping in volume, offering broad support across commercial, industrial and military temperature ranges. For more information on Stratix III FPGAs, contact your local Altera® sales representative or visit www.altera.com/pr/stratix3. A technical brief with additional information on Stratix III FPGA's military temperature range support is found at www.altera.com/literature/tb/tb-107.pdf. To learn more about Altera's enhanced COTS initiative or its solutions targeting the military market, visit www.altera.com/enhanced-cots.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
|
Altera Hot IP
Related News
- Altera's Stratix III FPGAs Support SGMII on LVDS I/Os
- Altera's Stratix II FPGAs Now Qualified for Military Temperature Grade
- Altera's Stratix V FPGAs Provide RLDRAM 3 Memory Support
- Altera's Stratix III FPGAs Chosen for Harmonic's Next-Generation Universal Broadcast Video Encoder
- Altera's Stratix III FPGAs Enable Accverinos to Accelerate High-Performance ASIC Prototypes
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |