Altera Releases CPRI v4.1 IP Core for Wireless Basestation and Remote Radio Head Design
San Jose, Calif. -- August 3, 2009 -- Altera Corporation (NASDAQ: ALTR) today announced the availability of its Common Public Radio Interface (CPRI) v4.1 intellectual property (IP) core. Supporting channel speeds up to 6.144 Gbps, the CPRI v4.1 IP core supports the LTE and WiMAX standards and offers legacy support for WCDMA, CDMA and other air-interface standards in a single system. It enables developers to easily upgrade from proprietary CPRI implementations to a highly configurable solution supporting today's standards, improving customer productivity and cost of ownership.
This fully configurable, off-the-shelf solution complements Altera's 40-nm portfolio of Arria® II GX FPGAs for up to 3.072G CPRI line rates and Stratix® IV GX FPGAs and HardCopy® IV ASIC solutions for up to 6.144G CPRI line rates. The IP core targets a wide range of wireless applications including multi-mode air-interface support, single-hop and multi-hop system topologies and advanced MIMO antenna configurations. It comes complete with test benches that perform start-up sequences for common configuration modes so developers can get up to speed quickly and focus on differentiating their product.
“There is an increasing demand from our customers worldwide to provide off-the-shelf solutions for implementing common functions in wireless basestations,” said Arun Iyengar, senior director of Altera's broadcast and communications business units. “The Altera CPRI IP core enables customers to minimize design efforts and accelerate time to market for standards-based radio access products while still retaining the ability to customize for the unique requirements of their applications. With increasing demand for bandwidth in the CPRI links, this core combined with our transceiver technology solidly positions OEMs to address future basestation requirements including 10-Gbps CPRI links.”
The Altera® CPRI v4.1 IP core includes key features such as:
- Built-in support for CPRI v4.1 and backward compatible mapping methods
- Line rate support up to 6.144 Gbps requiring a clock rate as low as 153.6 MHz to ease timing closure
- Up to 24 antenna carriers per IP core
- Integrated 10/100 Ethernet MAC and HDLC controllers
This new CPRI v4.1 core adds to Altera's broad portfolio of wireless basestation technology including IP, reference designs and DSP Builder tool support for creating optimized digital downconverters (DDC), digital upconverters (DUC), crest factor reduction (CFR), digital predistortion (DPD), and other functions.
Availability
The CPRI v4.1 core is available either in encrypted IP or as source code for complete user control. Contact your Altera sales representative for pricing. The CPRI IP is supported in the Quartus® II software version 9.0 SP2, for all Altera 40-nm transceiver-based products. For complete information, visit www.altera.com/pr/products/ip/communications/cpri.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Lattice and Affarii Technologies Offer Complete Remote Radio Head Hardware Solution for Wireless Infrastructure
- Altera Supports China Mobile Research Institute in Developing Next-Generation Wireless Networks
- eASIC and Radiocomp Deliver Low Power 6G CPRI v4.1 REC Solution
- Tata Elxsi, CommAgility, and Radiocomp collaborate to demonstrate LTE eNodeB Reference Architecture Using a MicroTCA and Remote Radio Head
- Radiocomp releases 4G Ready OBSAI RP3 v4.1 IP core for LTE, WCDMA and WIMAX
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |