Conference set to confront 'the reality' of silicon IP
Conference set to confront 'the reality' of silicon IP
By Richard Goering, EE Times
February 8, 1999 (11:16 a.m. EST)
URL: http://www.eetimes.com/story/OEG19990208S0008
Anyone involved with silicon intellectual property (IP) will likely find something of interest at IP99, the System-on-Chip Conference and Exhibition, scheduled for March 22-24 in Santa Clara, Calif.
The conference, now going into its third year, has been organized by Miller Freeman UK Ltd. and is co-sponsored by EE Times, which helped with program development.
This year's conference focuses on "the reality of IP" and provides both a business and a technical update of design reuse. The first day's sessions, emphasizing legal and business issues, will be geared toward chief executive officers, venture capitalists and investors. Six half-hour sessions will be followed by a cocktail hour and dinner panel, to be moderated by Robert Chaplinsky, a venture capitalist with Mohr Davidow Ventures.
Day two, March 23, will bri ng in a technical focus.
It's aimed at chief technical officers, corporate CAD managers, design engineers and project managers. Scheduled keynote speakers include Aart de Geus, chief executive officer of Synopsys Inc., and John Bourgoin, chief executive officer of MIPS Technologies Inc. The speeches will be followed by tracks on design reuse, test and functional verification, commercial and business issues, and implementation. A lunch panel will ask, "Does IP have a value?"
Day three will add two more keynote speakers: Bob Terwilliger, president and chief executive officer of ARC Cores Ltd., and Jim Ballingall, vice president of worldwide marketing for UMC Group. Tracks will include reuse and verification, codesign, integration, configurable IP and quality. A lunchtime panel will probe the question of open standards for IP.
The conference also will feature exhibits by intellectual-property providers at "IP Alley." For further information and registration, see www.ip99.com.
Related News
- 'Second-gen' silicon virtual prototyping tools set to bow
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
- Silicon Creations Awarded TSMC's 2024 Open Innovation Platform Partner of the Year for Mixed Signal IP
- X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
- Marvell Announces Industry's First 2nm Platform for Accelerated Infrastructure Silicon
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |