Arasan Chip Systems adds MIPI HSI IP to its Strategic Mobile Initiative Program
San Jose, California – August 26, 2009 – Arasan Chip Systems, Inc. (“Arasan”), a leading provider of Intellectual Property (IP) Cores, announced the release of its MIPI® High Speed Synchronous Interface (HSI) Controller IP and Software Stack. HSI is a fullduplex, low latency protocol, that is optimized for die-level interconnect between an Application Processor and a Baseband chipset. With this release, Arasan continues to offer the most comprehensive portfolio of MIPI® IP available in the market today. The HSI Controller IP and Software Stack are compliant with the HSI v1.0 specification. The IP core is compliant with the HSI Physical Layer Draft v1.1. By integrating this standard interface, application processors and wireless chipset developers are assured of an ecosystem of inter-operable components which can be combined to develop region and application specific mobile platforms.
The HSI physical interface consists of two sets of unidirectional data and control signals combined to form a full-duplex connection. The protocol accommodates up to eight logical channels over this interface with an aggregate bandwidth of 200 Mbps in each direction. Optimized for deployment in mobile platforms, the protocol incorporates features to reduce power through clock gearing and dynamic frequency scaling. The layered HSI Software Stack is architected to be easily portable to multiple OS’s and hardware platforms. The stack can also be used on SoC’s that have multiple HSI interfaces. The stack supports multiple priority levels per logical channel and DMA modes for efficient data transfer.
“Mobile platforms need to have the flexibility to support multiple wireless protocols depending on geographic and market conditions,” said Somnath Viswanath, Product Marketing Manager at Arasan. “Integrating Arasan’s HSI Controller IP and Software Stack provide mobile SoC designers the flexibility to easily connect different HSI based wireless chipsets to their application processor, thereby tailoring their solution for the end market.”
Arasan provides a “Total IP Solution” for its MIPI® HSI IP. The collateral available for this standard consists of RTL source code for the controller IP, synthesis scripts, test environment, documentation and a Portable Software Stack which are all backed by Arasan’s world-class customer support.
About Arasan
Arasan Chip Systems Inc. (www.arasan.com), based in San Jose, CA, USA, is a world leading supplier of IP and the “Total IP Solution” ranging from Intellectual Property (IP), Verification IP (VIP), Hardware Development Kits, Validation Platforms, Software Drivers / Stacks, and Design Services. Arasan delivers technology-leading IP solutions like MIPI, SD / SDIO, USB, PCI, Ethernet, MMC, CE-ATA, CF+, NAND and more, to the global electronics market. Arasan’s goal is to enable designers to accelerate their development and simplify their production of complex system-on-chip (SoCs). Arasan provides a competitive advantage through a combination of domain expertise, silicon proven IP, hardware / software tools, and customized service… the “Total IP Solution”.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Chip Systems Extends Its Strategic Mobile Initiative by Offering MIPI UniPro IP Solution
- Arasan Chip Systems Builds On Strategic Mobile Initiative With MIPI CSI-2 IP Solution Release
- Arasan Chip Systems Drives Strategic Mobile Initiative with Release of MIPI DSI IP Solution
- Arasan Chip Systems Reveals Strategic Mobile Initiative
- Arasan Chip Systems Reaffirms Commitment to MIPI Alliance at the Mobile World Congress
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |