iWave announces the Host controller for SDXC card which is compatible with the SD Physical Layer specification V3.0
- DS – Default speed mode upto 25MHz 3.3V signaling
- HS – High Speed mode upto 50MHz 3.3V signaling
- SDR12 – SDR upto 25MHz 1.8V signaling
- SDR25 – SDR upto 50MHz 1.8V signaling
- SDR50 – SDR upto 100MHz 1.8V signaling
- DDR50 – DDR upto 50MHz 1.8V signaling
The demo platform for the host controller is realized using Xilinx and Actel FPGA based platforms. The host interface in Actel is ARM based embedded CORTEX M soft core, in case of Xilinx it is microblaze based soft core.
Unlike the transition from SD to SDHC, which sometimes only required a firmware update, SDXC specification requires update in supporting peripheral system level set up also, e.g. for SDXC operation in SDR or DDR mode it is required that the SD signals from the Host controller change its operating voltage dynamically from 3.3V signaling to 1.8V. To achieve this in FPGA based platforms, extra I/Os and registers are included in the IP which will handle/control the external buffers that change the operating Voltage level as and when required.
The core developed supports following customizations
- FPGA: The design can be easily migrated to any specific FPGA technology as the modification/updation required is only in some FPGA specific macros like PLL/DCM and RAM instantiation
- Host interface: The standard core configuration has AHB LITE as the host interface. This can be easily migrated/changed according the required processor interface
- Applications: The end application of the SD Host controller may be vast. Hence the controller's features can be easily optimized to support the customers to fit in their specific design needs
iWave Systems Technologies is an embedded Hardware and Software Turnkey Design Services company, focused on providing integrated solutions for developing innovative products and systems in the areas of Communication, Consumer electronics and Multimedia.
|
iWave Systems Hot IP
Related News
- MIPI D-PHY v3.0 Doubles Data Rate of Physical Layer Interface While Extending Power Efficiency
- Arasan Announces Advanced Process Nodes for High Performance SD Card UHS-II Physical Layer Interface
- Arasan Chip Systems announces to offer SDIO/SD/MMC host controller compatible with BSquare’s Host Drivers on Win CE
- SD/eMMC Host and Device Controller IP Cores including matching PHYs with high performance, and high storage capacity available for license to secure your removable and embedded storage
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |