Actel Announces Availibility of RTAX-DSP Prototype FPGAs
Delivering the Industry's First Radiation-Tolerant FPGAs with Embedded Radiation-Protected Multiply-Accumulate Blocks for Designers of Space-Flight Systems
MOUNTAIN VIEW, Calif. -- September 01, 2009 -- Actel Corporation (NASDAQ: ACTL) today announced the availability of RTAX-DSP prototype FPGAs, enabling hardware demonstration and timing validation of designs targeted to Actel's RTAX-DSP space-flight FPGAs. The newly available RTAX-DSP prototype devices have the same pin assignment, mechanical footprint and identical timing properties across the full military temperature range (-55°C to 125°C) as their space-qualified counterparts.
RTAX-DSP space-flight FPGAs add embedded radiation-tolerant multiply-accumulate blocks to the tested and proven industry-standard RTAX-S product family. The result is a dramatic increase in device performance and utilization when implementing arithmetic functions, such as those encountered in hardware DSP algorithms, without sacrificing reliability or radiation tolerance.
"The availability of RTAX-DSP prototype FPGAs enable designers to demonstrate their RTAX-DSP designs in hardware across the full operational temperature range," said Ken O'Neill, director of high-reliability marketing for Actel. "With the availability of these prototype devices, the RTAX-DSP program has achieved another important milestone in providing the high performance combined with high reliability needed by designers of signal processing systems for space-flight applications."
RTAX-DSP Features
Providing a flexible alternative to expensive radiation-hardened ASICs, RTAX-DSP FPGAs feature up to 120 multiply-accumulate DSP mathblocks, protected against radiation-induced single event upsets (SEU) and single event transients (SET). The RTAX-DSP FPGAs use the same 0.15 µm UMC wafer fabrication process and the same antifuse programmable interconnect technology that are used in the industry-standard RTAX-S FPGA family, which is now accumulating space-flight heritage on as many as nine space programs.
RTAX-DSP FPGAs offer high performance at densities of up to four million equivalent system gates and 840 user I/Os for space-based applications. The embedded DSP mathblocks feature 18 bit x 18 bit multiply-accumulate blocks enabling efficient implementation of DSP building blocks, such as finite impulse response (FIR) filters, infinite impulse response (IIR) filters, and fast Fourier transforms (FFT). Each mathblock is capable of operating at 125 MHz across the full military temperature range.
The RTAX-DSP family of FPGAs is fully supported by the Actel Libero® Integrated Design Environment (IDE). From design, synthesis and simulation, through floorplanning, place-and-route, timing constraints and analysis, power analysis and program file generation, Libero IDE manages the entire design flow quickly and efficiently.
For more information on RTAX-DSP FPGAs: www.actel.com/products/milaero/rtaxdsp
About Actel
Actel is the leader in low-power FPGAs and mixed-signal FPGAs, offering the most comprehensive portfolio of system and power management solutions. Power Matters. Learn more at www.actel.com.
|
Microsemi Hot IP
Related News
- Actel's RTAX-DSP FPGAs Achieve MIL-STD-883 Class B Qualification
- CoreFFT v4.0 Now Available for Actel's RTAX-DSP FPGAs
- Actel Expands RTAX-DSP FPGAs with New Configurable DSP IP Cores
- Actel FPGAs Now Available with Cryptographic Cores Offering DPA Resistance
- Actel's CorefIR v4.0 Delivers Configurable Digital Filter Generation for Rtax-DSP with On-Chip Math Blocks
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |