SiliconGate Introduces 50 nA Crystal Oscillator for 0.35um to 40-nm Process Technologies
Power Management IP Specialists Demonstrate Their Expertise in Ultra Low Power Solutions with Silicon-Proven 50 nA Crystal Oscillator
Oporto, Portugal -- Sep. 2, 2009 -- SILICONGATE LDA, a specialized supplier of Power Management IP for ASIC/SoC and an experienced provider of integration and verification services today announced the availability of silicon-proven Nano Power Crystal Oscillators as part of its IP portfolio. SiliconGate’s Nano Power Crystal Oscillators are fully integrated and require no external capacitors or references. The IP is made available in leading process technologies from 0.35-μm down to 40-nm, and includes behavioral models for system development. SiliconGate’s Nano Power Oscillator solution is differentiated in terms of power consumption, integration and compactness.
SiliconGate’s Nano Power Crystal Oscillators IP offering includes a comprehensive set of IP deliverables that helps designers quickly embed this core into their SoCs with less risk. Furthermore, SiliconGate’s Nano Power Crystal Oscillators IP solution provides differentiated features including:
- Integrated oscillator load capacitors for smaller bill-of-materials
- Built-in references for lower power consumption
- Comprehensive models with startup times for realistic system verification
Availability
The Nano Power Crystal Oscillators IP Solutions are available with short lead times in leading 0.35um to 40-nm process technologies.
About SiliconGate
SILICONGATE LDA, a specialized supplier of Power Management IP for ASIC/SoC and an experienced provider of integration and verification services, supplying the global electronics market with intellectual property (IP) and services used in semiconductor design. SiliconGate’s IP solutions address the key Power Management challenges faced by designers today, such as efficiency, power consumption, system verification and time-to-results. These technology-leading IP solutions help give SiliconGate customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. SiliconGate is headquartered in Portugal. Visit SiliconGate online at http://www.silicon-gate.com/.
|
SiliconGate Hot IP
LDO Capless Fast Response Series ( Vin = 1.65-1-95V; Vo = 0-75-1.0V; Io = 150 mA ...
LDO General purpose Ultra Fast Response Series ( Vin = 1.65-1.9V; Vo = 1.0V; Io= ...
DC-DC Buck Ultra Fast Response High Power Series ( Vin = 1.6-1.9V; Vo = 0.725-1. ...
LDO General purpose Ultra Fast Response Series ( Vin = 2.7-5.5V; Vo = 3.0-3.6V; ...
Related News
- SiliconGate Introduces the First Ultra Fast DC/DC IP for Process Technologies Ranging from 0.25um to 40nm
- Synopsys Announces Availability of Logic Library and Embedded Memory IP for Mie Fujitsu Semiconductor 40-nm Low-Power Process
- Synopsys and TSMC Collaborate to Develop Integrated IoT Platform for TSMC 40-nm Ultra-Low-Power Process
- Synopsys and SMIC Announce DesignWare IP for 40-nm Low-Leakage Process
- Brite Semiconductor Achieves First-Pass Silicon Success with SMIC's 40nm Process
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |