Atmel offers design tool for programmable SoCs
![]() |
Atmel offers design tool for programmable SoCs
By Embedded.com
February 15, 2002 (3:19 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020215S0071
Atmel's System Designer 2.0 software tool suite provides software and hardware co-design and co-verification for FPSLIC- (field programmable system level integrated circuit) based embedded system designs. The FPSLIC family of programmable system-on-a-chip (SoC) processors integrates logic, processing, control, memory, and I/O functions. The System Designer tool comprises a code development environment (compiler, debugger, and instruction set simulator), with a suite of FPGA design tools. The FPGA programmable logic and AVR microcontroller tool suites integrate with a co-verification environment that allows the FPGA and microcontroller portions of the design to be verified concurrently. The designer can see into the processor's program counter, memory, registers, and peripherals at every stage during HDKL simulation. System Designer's HDL Planner module helps firmware developers create syntactically correct Verilog or VHDL designs for the embed ded FPGA logic inside the FPSLIC. Using a top-down design flow, the designer creates logic and memory components by means of more than 50 point-and-click function generators. HDL Planner generates architectural layout and post layout VHDL or Verilog models for the FPGA portion of the design. System Designer includes C and assembly code modules that can be cut and pasted into the designer's application code for the fixed peripherals on FPSLIC, including two UARTs, three timer counters, two-wire serial interface, and programmable I/O ports. System Designer is available now as part of the ATSTK94 FPSLIC Starter Kit, which can be licensed from $495. Atmel
San Jose, CA
(408) 436-4178
www.atmel.com
Related News
- CEVA's New 1 GHz Programmable DSP Core Offers Exceptional Performance and Power Efficiency for Next Generation Communications and Multimedia SoCs
- Mentor Graphics and Atmel Announce OEM Agreement to Provide Design Flow for Programmable SoCs
- Atmel Introduces Second Generation EDA Tool For Programmable System-On-Chips
- Blue Pearl Software Streamlines RTL Verification for Xilinx All Programmable FPGAs and SoCs
- Menta Delivers Industry's Highest Performing Embedded Programmable Logic IP for SoCs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |