Achronix Unveils 120 Gbps Reprogrammable Networking System
- The Achronix Bridge100 board is a flexible dual interface system supporting 120 Gbps bandwidth.
- Optimized for 100 Gbps Ethernet to Infiniband applications, the Bridge100 board offers 3 QSFPs for 120 Gbps of Infiniband connectivity, 12 XFPs for 120 Gbps Ethernet connectivity, and 546 Gbps DDR3 bandwidth.
- Bridge100 board is built on Speedster® 1.5 GHz FPGAs and its patented picoPIPE™ acceleration technology and 10.3 Gbps SerDes.
SAN JOSE, CALIF. -- Sept 16, 2009 -- Achronix Semiconductor, makers of the world’s fastest fieldprogrammable gate arrays (FPGAs), today announced the availability of Bridge100, a 120 Gbps Infiniband-to-Ethernet programmable platform designed to put high-performance capability into the hands of communications systems designers.
The fully reprogrammable Bridge100 provides an array of 1.5 GHz Achronix SPD60 FPGAs, 8 GB of additional on-board memory (upgradeable to 32GB), and two 120 Gbps communication ports that gives the user access to the full performance, memory, bandwidth, capacity, and flexibility required in today’s high-performance networking applications.
The Achronix Bridge100 platform introduction comes as the enterprise network evolves to better manage the convergence of voice, video and data. Supporting these traffic types requires increased attention to quality of service (QoS) — handling traffic streams according to their unique needs rather than in a monolithic best-effort manner. At the same time, system designers are looking at FPGAs as a way to speed time-to-market and cut development costs in a competitive global environment.
“Instead of merely claiming to support 100G applications, we have built a system enabling 100G interface between networks of different protocol,” said Yousef Khalilollahi, Achronix worldwide vice president of sales and marketing. “Our Bridge100 Platform serves as a connection between different protocols, including Infiniband and Ethernet, to maximize total system performance.”
The Achronix Bridge100 platform offers two 120 Gbps bidirectional interfaces: three QSFP connectors on one side, and 12 XFP connectors on the other. All Speedster highperformance FPGA features are available, including logic, RAMs, multipliers, SerDes, programmable I/Os and the Achronix patented picoPIPE acceleration technology. The programmable logic takes the form of an array of SPD60s from the Achronix Speedster family of FPGAs — the world's fastest reprogrammable logic devices, with up to 1.5GHz in fabric performance.
The high datapath bandwidth of each SPD60 (10.3 Gbps SerDes) provides more than enough bandwidth to support two 100 Gbps interfaces (Ethernet, Infiniband). Additional SerDes lanes are used in 60 Gbps chip-to-chip links, effectively fusing the SPD60s into one “megachip.” Each SPD60 provides up to 273 Gbps of raw DDR3 memory bandwidth.
The Bridge100 comes loaded with eight DDR3 modules, a QDRII+ memory, and a NetLogic Search Engine (CAM). This memory is in addition to the 3.3 Mb per SPD60 (30 Mb total) embedded in the FPGA devices. These ample memory resources are available for packet buffering, classification, scheduling and traffic shaping, and statistics gathering. The outstanding features of the Speedster family (logic performance, SerDes and DDR3 bandwidth), are the foundation for the Bridge100 – a game changing and fully reprogrammable 120 Gbps networking platform.
About Achronix Semiconductor
Achronix Semiconductor is a privately held fabless corporation based in San Jose, Calif. Achronix builds the world's fastest field programmable gate arrays (FPGAs) capable of up to 1.5 GHz peak performance. Achronix has sales offices and representatives in the United States, Europe, China, Japan, and Korea, and has research and design offices in Boston, Mass., Ithaca, N.Y.,and Bangalore, India. www.achronix.com.
|
Related News
- Open-Silicon Unveils Interlaken IP Core with 600 Gbps Chip-to-Chip Interface Support for Networking, Storage and High-Performance Computing Products
- Cadence Unveils Arm-Based System Chiplet
- Achronix Pushes the Boundaries of Networking with 400 GbE and PCIe Gen 5.0 for SmartNICs
- Blue Ocean Smart System Unveils Chiplet-Based Products Powered by VeriSilicon's High-Performance Processors
- Synopsys Unveils Industry's First Unified Emulation and Prototyping System Addressing Verification Requirements Across the Chip Development Cycle
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |