Wipro France CEO discusses Sophia Antipolis site viability
Anne-Francoise Pele, EE Times
(09/24/2009 4:29 AM EDT)
SOPHIA ANTIPOLIS, France -- Wipro Technologies, Indian semiconductor intellectual property (IP) vendor, announced recently that it is exploring options for the closure of its development center in Sophia Antipolis, France, including relocation of some employees to other Wipro centers. EE Times has interviewed Christophe Martinoli, CEO of Wipro Technologies France, to discuss the ins and outs of the situation.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Accent Expands its Wireless Communication Capabilities with the Opening of a new IP Development Center in Sophia Antipolis, France
- Wipro-NewLogic to close site in Sophia Antipolis, say employees
- Leadership Spotlight: Sanjeev Kumar Earns Global CEO Business Excellence Award
- MosChip announces acquisitions to strengthen Semiconductor Business Unit & CEO appointment
- CEO spotlights on IP biz as Synopsys tops estimates
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards