Cadence Introduces the EDA Industry's First Verification Solution for PCI Express 3.0
New OVM-Based Verification IP Will Help Early Adopters of PCIe 3.0 Beat Quality and Time-to-Market Goals
SAN JOSE, CA -- October 1, 2009 -- Cadence Design Systems, Inc., the leader in global electronic design innovation, today announced it has developed Open Verification Methodology (OVM)-based verification IP (VIP) to assist developers working with the emerging PCI Express Base Specification 3.0 (PCIe 3.0) interconnect protocol, which is currently under development within the PCI-SIG at a preliminary revision 0.5. The new Cadence Incisive® VIP features the Cadence Compliance Management System, a metric-driven verification solution that uniquely automates protocol compliance verification and can help early PCIe 3.0 adopters meet quality and time-to-market goals.
"The PCI-SIG PCIe 3.0 specification doubles the interconnect performance bandwidth of the ubiquitous and general-purpose PCI Express I/O standard," said Al Yanes, PCI-SIG president and chairman. "Cadence's continued support will expedite the industry adoption of this new technology."
"The delivery of this new verification IP underscores Cadence's commitment to providing valuable verification assistance to developers working with emerging protocols," said Michal Siwinski, group director of Front End Marketing at Cadence. "As one of the most advanced offerings in our VIP catalog, the PCIe 3.0 module provides advanced verification technology for developers working with the latest protocols, shortening development time, increasing team productivity, and reducing overall project costs."
The Cadence Incisive Verification IP Portfolio supports more than 30 industry standards and has been available since Q3 2008. The new VIP for PCIe 3.0 is available now for early adoptors, and is expected to be released in Q1 2010.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Search Verification IP
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
- Cadence Announces Development of OVM Verification IP for USB 3.0 and PCI Express 3.0 High-Speed Protocols
- Cadence Announces Availability of Industry's First PCI Express 5.0 Verification IP
- PLDA and M31 Announce a Compliant PCI Express 3.0 Solution Including PLDA's XpressRICH3 Controller and M31's PHY IP for the TSMC 28HPC+ Process Node at 8 GT/s
- Cadence Achieves First PCI Express 2.0 and PCI Express 3.0 Compliance for TSMC 16nm FinFET Plus Process
- Cadence Announces Immediate Availability of Industry's First Verification IP for PCI Express 4.0 Technology
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |