IMEC's multi-threaded ADRES processor architecture ready for licensing
Leuven, Belgium -- October 6, 2009 -- Today, IMEC unveils the second generation of its ADRES processor architecture (architecture for dynamically reconfigurable embedded systems). ADRES now supports multithreading, and has doubled its performance and energy efficiency compared to the first ADRES generation. This positions ADRES as a building block for future 4G devices. ADRES can be licensed from IMEC and is targeted at chip manufacturers. Companies interested in further developing this technology are welcome to join in IMEC’s collaborative research.
ADRES is a processor architecture designed for wireless and multimedia processing in single- and multiprocessor systems. ADRES processors are suited for future mobile terminals, such as software-defined radios. They combine state-of-the-art power efficiency, excellent performance, and flexibility. Through an XML template, designers can create the ADRES processor instance that is best suited for their applications. Applications for an ADRES processor can be completely programmed in a high-level programming language (C) and compiled with IMEC’s DRESC compiler. This is of key importance for a short time-to-market.
Liesbet Van der Perre, program director wireless communication in IMEC: “The current architecture is designed to support 600Mbps 802.11.n on two cores with a total power use of 220mW, using 40nm technology. Compared to the first generation ADRES, this is a doubling of both performance and energy efficiency. In addition, beginning of 2010, ADRES will be extended with wide SIMD. This will improve the energy efficiency with another 30%. As a proof of concept, we’ve successfully mapped a 40MHz WLAN MIMO receiver on an instance of the new ADRES”.
IMEC’s second generation ADRES is a stepping stone for its research into a baseband processor that will support the full 4G requirements. These include wireless connectivity up to gigbits/s, runtime resource management, support for 4x4 MIMO, and support for the latest versions of the WiFi and LTE standards. Liesbet Van der Perre: “We expect to have a first instantiation of this processor ready in the course of 2010”.
About IMEC
IMEC performs world-leading research in nanotechnology. IMEC leverages its scientific knowledge with the innovative power of its industrial partners. In ICT, healthcare and energy, IMEC delivers industry-relevant technology solutions. In a unique high-tech environment, IMEC’s international top talent is committed to providing the building blocks for a better life in a sustainable society.
IMEC is headquartered in Leuven, Belgium, and has offices in Belgium, the Netherlands, Taiwan, US, China and Japan. Its staff of more than 1,650 people include over 550 industrial residents and guest researchers. In 2008, IMEC's revenue (P&L) was 270 million euro.
Further information on IMEC can be found at www.imec.be.
|
Related News
- MIPS Technologies' Multi-Threaded Processor Powers New C2-270(TM) Collision Prevention System From Mobileye
- RMI Corporation Launches Industry's First Quad-Core Multi-Threaded Processor With Integrated Serial RapidIO Interface and IEEE1588 Controller for Wireless Base-Station Markets
- Express Logic's New ThreadX/MT Delivers Higher Performance and Lower Power for the MIPS32 34K Multi-threaded Processor Cores
- Synopsys Introduces Industry's First ASIL D Ready Embedded Vision Processor IP for ADAS Applications and Self-Driving Vehicles
- Synopsys Announces Industry's First ASIL D Ready Dual-Core Lockstep Processor IP with Integrated Safety Monitor
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |