Xelic Announces Availability of Two New Cores in support of ITU G.Sup43 for Optical Transport Network (OTN) Applications
Rochester, NY -- October 12, 2009 -- Xelic today announced the availability of their new 10G Multiprotocol Mapper Core (XCO2M) along with a PCS to XGMII Encoder/Decoder Core (XCI2PX) for OTN applications. These two cores are the latest in Xelic's growing portfolio of cores for OTN Applications. The new 10G mapper is ITU G.Sup43 - 6.2, and 7.3 compliant, and supports mappings for 10GbE, 8GFC, CBR, standard, and non-standard ODU2 frame payload types. The XCO2M was designed to support use with or without an external MAC. To facilitate a PCS interface, the XCI2PX can be used as a bridge to the XCO2M.
Xelic's chief focus today is OTN. Their recent entry into ITU Study Group 15 has accelerated deployment of building blocks in support of the latest developments in standardization. They currently have a proven offering of cores for client termination and aggregation via multi-protocol mapping, multi-rate ODU multiplexing, framing, and FEC/EFEC for OTN at 2.5G, 10G, and 40G - with 100G in development. Visit them at SuperComm '09 booth 3212.
Xelic is a leading provider of networking Intellectual Property (IP) for ASIC and FPGA applications. They offer standards based cores for OTN, GFEC/EFEC, SONET/SDH, GFP, Ethernet, Fibre Channel, and other related protocols. Xelic also provides design services focused on core integration support and customized networking applications.
|
Related News
- Xilinx All Programmable Optical Transport Network (OTN) IP Subsystems Honored by 2016 Lightwave Innovation Reviews
- Xilinx Announces Flexible Platform for 100G Optical Transport Network Solutions Development and Smooth Transition to 400G
- Xelic Announces Availability of 40G Enhanced Forward Error Correction Core for Optical Transport Networking Applications
- Xilinx and Paxonet Communications announce industry's first programmable G.709-based Optical Transport Network (OTN) solutions
- Broadcom Announces Industry's First CMOS 40G PHY for Long Haul Optical Transport
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |