Jointwave presents H.264 solution for FPGA/ASIC
Santa Clara, California -- October 19, 2009 -- Jointwave LLC, a leading provider of video codec IP, presented its H.264 series encoder in HYSTA 2009 Annual Conference.
“Jointave continues its investment and commitment on RTL based implementation of video technologies” said Paul Qiu, CEO of Jointwave LLC, when he was interviewd by NHK and Broadcastengineering.com during the HYSTA event. “Jointwave satisfies market requirements and provides custom services with its leading technologies, and forms a clear product line. Jointwave has introduced a low cost verification platform lately, which provides a realtime validation measure for H.264 IP on FPGA and ASIC products, and reduces customers’ risks in adopting the new technologies.”
“Jointwave has become an alliance member and design service partner of Xilinx and Altera respectively. We have been recognized by the FPGA industrial leaders as one of video processing IP providers with best video quality. Jointwave is now a better option for video applications’ success in the market.”
Jointwave H.264 encoder IP core targets two market sections. The first section is low bit rate and high video quality applications, such as remote presence and monitoring, mobile and wireless video transmission, satellite reconnaissance and remote sensing, avionics video recorder and aerospace video communications. It supports a variety of resolutions, from CIF (352x288) to full HD (1920x1080p@60fps). The other section is high to ultra high bitrate (100Mbps to 1.5Gbps) Ultra-highest quality or up to lossless equivalent video applications, including broadcast video editing system, digital cinema, professional broadcast encoder, Ultra-large-scale electronic displays and optical video transition compressed storage system, covering resolutions from D1, AVC Intra/AVC Ultra and Ultra HD (1920x1080p@120fps, and even 8000x4000p@30fps).
Jointwave IP cores supports Level 1.0 to 5.1 of H.264 (MPEG-4 Part 10, also called AVC), covers baseline profile, main profile, and high 4:2:2/4:4:4 profile. Compare to competitors’ solutions, Jointwave’s IP core use less hardware resources and provide Ultra-low frequency, super low latency, smaller die size and Ultra-lowest power consumption. Jointwave H.264 IP core can be used without embedded or external CPU, and reduce the system complexity. It runs on FPGA as well as ASIC, Jointwave H.264 IP is now available. Delivery includes RTL code for ASIC, netlist for FPGA. Lowest cost evaluation and demo boards are available on the following platforms:
- Altera Cyclone III development kit
- Altera Stratix III development kit
And will be available soon on the following platforms
- Xilinx Spartan-3 development kit
- Xilinx Virtex-6 development kit
- Xilinx Spartan-6 development kit
About HYSTA
HYSTA (Hua Yuan Science and Technology Association) is a leading professional association founded in 1999 that aims at nurturing entrepreneurship and career development among Chinese technology and business professionals and facilitates networking and the exchange of business ideas between Silicon Valley and China. This year’s conference focused on how to not only survive in business during global economic hardship but to also thrive; grow and expand, a new leader emerging from the pack. The conference featured keynote speeches and panel sessions on topics such as Green Energy / Clean Technology, Innovation in the current Global Economy and Venture Capital Opportunities. Steve Ballmer, CEO of Microsoft, was the keynote speaker to share his insights on the opportunities for US and China that exist in an unstable market. The conference brought together top industry leaders from both Silicon Valley and China and is targeting business executives, high-tech professionals, investors and those interested in entrepreneurship. For more information visit: www.hysta.org .
About Joinwave LLC
Jointwave focuses on video processing and codec IP design for both ASIC and FPGA. Jointwave’s high performance video codec provides broadcast level video quality, but consumes extremely low power and hardware resources, which expand video applications to areas previously considered as impossible. Jointwave’s H.264 IP core supports SD and HD formats up to 1080p@60fps on a single low cost Xilinx or Altera FPGA device. Jointwave’s H.264/AVC(MPEG4 Part10) encoder or decoder IP cores are easy to be customized. Jointwave provides comprehensive consultations and technical services to help customers evaluate and implement a complete H.264 solution. Jointwave has offices in Silicon Valley, USA and Beijing, China. For more information visit: www.jointwave.com .
|
Jointwave Group LLC. Hot IP
Related News
- Jointwave H.264 IP solution at both InterBEE 2009 and ET 2009 Show
- Jointwave Announces Green H.264 HD Encoder IP
- CoreEL Technologies Creates Broadcast & Professional Video Grade H.264 High Profile Decoder Solution
- Xilinx And 4i2i Demonstrate H.264/AVC High Profile Decoder In An FPGA
- Xilinx And 4i2i Demonstrate Industry's First High Definition H.264/AVC Encoder Available In A Single FPGA
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |