LnK announces a New Interactive Traffic Generator for SLIMbus
Romsée, Belgium - October 20, 2009 - LnK, the leading provider of test and verification solutions for SLIMbus®, today announced its new SLIMbus Interactive Traffic Generator. Together with the powerful SLIMbus Protocol Analyzer, the Interactive Traffic Generator provides the engineers with unprecedented test and debug capabilities. The Interactive Traffic Generator handles automatic response to incoming messages, automatic updates of the Guide Byte and arbitrates on Message Channel when necessary.
“Back to the beginning of 2007, our first traffic generator was oriented towards the IP simulation benches. It was at the time companies started to design their first SLIMbus IP and the urgent need was really to have a SLIMbus compliant bit pattern files. There was not any requests yet to get some level of interactivity.” said Xavier Lambrecht, co-founder and General Manager of LnK.
Now that first silicons are appearing on the market and that most company IPs are running on FPGA platforms, new needs raised. The Interactive Traffic Generator definitively fulfills these needs.
“When designing the Interactive Traffic Generator, we paid a lot of attention to keep all the powerful features of the existing static traffic generator (error insertions, total control on the bit stream, etc.) while adding all the new interactive features. All the real time interactions with a physical SLIMbus system are now supported.”, said Johan Klewais, co-founder and Chief Technology Officer of LnK.
The Interactive Traffic Generator is a giant leap towards the SLIMbus conformance verification.
“since June 2008, UNH-IOL uses the LnK SLIMbus test solutions to design the SLIMbus test specification. The new LnK Interactive Traffic Generator should enable in depth conformance testing for SLIMbus components.”, said Bob Noseworthy, Chief Engineer at the University of New Hampshire's InterOperability Laboratory (UNH-IOL). The LnK SLIMbus Protocol Analyzers and Traffic Generators are today widely spread in the industry. More than 10 major semiconductor companies trusted LnK know-how, support and services. The LnK tools are seen by the industry as being the main vector of interoperability success.
“The MIPI® Alliance appreciates LnK’s dedicated time and resources for the success of SLIMbus. With their testing solutions, LnK considerably eased the adoption of SLIMbus by the semiconductor industry.”, said Joel Huloux, Chairman of MIPI Alliance.
About LnK
As an active MIPI contributor member, LnK has been dedicated to providing test and verification solutions for SLIMbus since 2007 and its founders have been a driving force behind the SLIMbus specification since the beginning. X. Lambrecht is Chairman of the MIPI LML working group since June 2008. Its SLIMbus product suite is used by most of the world’s leading semiconductor companies and handset makers, and LnK has extensive knowledge in system architecture, embedded software and validation/verification software (WUSB, USB, BToUWB). LnK is located in Romsée, Belgium and its wider focus is on providing test and verification solutions for multiple MIPI interfaces. For more information, visit www.lnk-tools.com.
|
Related News
- Evatronix Joins the Series of Live Workshops on MIPI SLIMbus organized by LnK
- Evatronix Develops MIPI SLIMbus IP To Help LnK Introduce their New Product - I2S to SLIMbus Audio Bridge
- CEA-Leti Launches OpenTRNG, an Open-Source Project For True Random Number Generators Using Ring-Oscillator-Based Architectures
- AMD Launches First 5nm ASIC-based Media Accelerator Card to Power New Era of Interactive Media Services at Scale
- QuickLogic Announces First eFPGA IP From Australis IP Generator on UMC 22nm Process
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |