Intel's Eric Lish Elected Chair of the Open SystemC Initiative
Qualcomm and OFFIS Join as Associate Corporate Members
SAN JOSE, Calif. – October 21, 2009 – The Open SystemC Initiative (OSCI), an independent, non-profit organization dedicated to supporting and advancing SystemC™ as an industry-standard language for electronic system-level (ESL) design, announced Eric Lish has been elected Chairman of the Board, succeeding his Intel colleague, Ken Tallo. In addition, ARM’s John Goodenough was named a Director, with no other changes made to the board. The current officers are President Mike Meredith of Forte Design Systems; Executive Director Patrick Sheridan, CoWare; Treasurer Stan Krolikoski, Cadence Design Systems; and Secretary Paul Tauber of Coblentz, Patch, Duffy & Bass LLP. Directors are Goodenough; Dr. Laurent Maillet-Contoz, STMicroelectronics; Michel Genard, Virtutech; Mark Glasser, Mentor Graphics; Ralph von Vignau, NXP Semiconductors; and Markus Willems, Synopsys.
OSCI is also pleased to welcome two new Associate Corporate Members: Qualcomm, a leading provider of business-to-business wireless enterprise applications and services; and OFFIS, an application-oriented research and development institute and center of excellence for selected areas of information technology based in Oldenburg, Germany.
Lish, Manager of Virtual Platforms within Intel’s Technology and Manufacturing Group in Chandler, Ariz., looks forward to his term as OSCI Chairman, and said he believes OSCI and SystemC are playing a critical role in managing design complexity.
“It is necessary for the industry to raise the level of abstraction from the modeling and architecture perspective,” Lish said. “Platform level design is growing evermore complex and traditional design methods can’t keep up. Abstraction is one area that can be addressed to make a significant difference. As an industry, we must come together to focus on system-level issues to help enable the growth of technologies. I want OSCI to do all it can to act as an enabler, providing the entire design ecosystem with a clear, accessible path to standards-based system-level design.”
OSCI recognizes the increased membership as an indication of the industry’s acceptance of the intensive standards work that the organization has been doing over the past year. OSCI recently announced significant milestones have been achieved by three of its working groups: the Transaction-level Modeling Working Group (TLM WG), the Analog/Mixed-Signal (AMS) WG, and the Synthesis WG. These achievements include the public release of a TLM-2.0 Reference Manual formally describing APIs and semantics; completion of the public review of the AMS Draft 1 standard; and most recently, the release of a synthesis subset draft now available for public review at www.systemc.org. In addition, OSCI also formed the Configuration, Control and Inspection (CCI) WG earlier in the year to streamline the portability of models across tools.
With the addition of Qualcomm and OFFIS, OSCI’s Associate Corporate Members number 25 companies. For a complete listing of OSCI members visit www.systemc.org.
About SystemC and OSCI
The Open SystemC™ Initiative (OSCI) is an independent, not-for-profit association composed of a broad range of organizations dedicated to supporting and advancing SystemC as an open industry standard for system-level modeling, design and verification. SystemC is a language built in C++ that spans from concept to implementation in hardware and software. For further information about SystemC and OSCI, visit www.systemc.org.
|
Related News
- Accellera and Open SystemC Initiative (OSCI) Approve Merger, Unite to Form Accellera Systems Initiative
- Accellera and Open SystemC Initiative Announce Plans to Unite
- Cadence Speeds Systems Development with Automated Transaction-Level Verification
- Open SystemC Initiative Welcomes Intel as Corporate Member
- Intel announces open oneAPI initiative and development beta release with Data Parallel C++ language for programming CPUs, GPUs, FPGAs, and other accelerators
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |