Round-table split on future of semiconductor startups
By Peter Clarke
edadesignline.com (October 21, 2009)
LONDON — A discussion panel organized here by Cadence Design Systems Inc. (San Jose, Calif.) revealed some of the dynamic tension between the fabless chip startup community and their key suppliers — the EDA companies and the foundries. Held immediately before an evening meeting intended to put hopeful startups in front of venture capitalists, the round-table aired a number of issues facing startups but drew few conclusions.
The panel comprised executives from Cadence, TSMC, three U.K. startups and Malcolm Penn, CEO of market analysis firm Future Horizons. The only voice not represented at the table was that of the venture capitalist.
Differences of opinion were evident on some issues but overall it was shown that early-stage investment is going into a more cooperative phase while mid- to late-stage startups are threatened by a continuing lack of exits for their investors. Companies such as Cadence and Taiwan Semiconductor Manufacturing Co. Ltd. are becoming enablers and — to a degree gate-keepers — for the flow of startups out of Europe. TSMC is the world's leading foundry and has a high-profile presence in Europe.
E-mail This Article | Printer-Friendly Page |
Related News
- AI Software Startup Moreh Partners with AI Semiconductor Company Tenstorrent to Challenge NVIDIA in AI Data Center Market
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- Former Moortec executives create chip monitor startup
- Semiconductor startup, Enosemi, launches with a committed commercial license to key silicon photonics design IP created by Luminous Computing
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity