MindTree Develops VIP to Enable Faster Verification of IEEE1500 Wrapper Cores
Bangalore, INDIA -- October 22, 2009 -- MindTree Ltd. (NSE: MINDTREE), a global IT Solutions and Product Engineering Services (PES) Company, today announced that it has developed a unique Verification IP (VIP) to enable faster verification of IEEE 1500 wrapped cores both at the IP and system-on-chip (SoC) levels.
IEEE 1500 Standard provides Testability Method for Embedded Core-based Integrated Circuits. This standard defines a mechanism for the test of core designs within a SoC. IEEE 1500 is a scalable standard architecture for enabling test reuse and integration for embedded cores and associated circuitry. IEEE 1500 reduces test cost through improved automation, promotes good design-for-test (DFT) technique, and improves test quality through better access.
The challenge to verify these IEEE 1500 wrapped cores is to have a Standard verification platform, reusable at IP level and SoC level, scalable for various user defined instructions, automated data integrity check and faster verification process. MindTree has developed a unique VIP to address the above challenges. IEEE 1500 Wrapper VIP is developed using System Verilog (SV) language, which is emerging as a unified language for design and verification using object-oriented techniques.
MindTree’s VIP is pluggable either at the IP level or the system level (SoC) verification environment. Standard external memory interface is included to support SoC level verification. Automated generation of the interface module makes the integration process quick and easy for any type of IEEE 1500 wrapped cores, which enables lesser manual intervention for naming convention compatibility. Data integrity check is also automated in order to verify the correctness of the received output for all IEEE 1500 standard instructions. Our VIP can support all standard instructions as well as user defined instructions. This VIP is scalable across any user defined core, too. The VIP also offers robust functional coverage checks for IEEE 1500 instructions.
About MindTree Ltd.
MindTree Ltd. is a global IT Solutions Company specializing in IT Services, Independent Testing, Infrastructure Management and Technical Support (IMTS), Knowledge Services and Product Engineering, which comprises of R&D Services, Software Product Engineering and Next in Mobility (N!Mo). MindTree partners with its clients to create a transparent, value-based relationship. Our people build innovative solutions in a wide range of technology domains that enable our customers to succeed in their business goals.
MindTree was ranked 45th among the leaders in the Global Outsourcing 100 by the International Association of Outsourcing Professionals. Widely known for its focus on human capital development, MindTree has been consistently rated among the most admired employers by several industry surveys, including Great Places To Work Institute, Hewitt Associates and Mercer. MindTree was ranked No. 1 among the Most Admired Knowledge Enterprise (MAKE) India Award winners for the second consecutive year in 2008. MindTree is the winner of the National Award for Excellence in Corporate Governance in India in 2007-08. The Company is publicly listed in India. Please visit us at www.mindtree.com.
|
MindTree Hot IP
Related News
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Ceva and Edge Impulse Join Forces to Enable Faster, Easier Development of Edge AI Applications
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- CryoCMOS Consortium develops 4K & 77K transistor models to enable CryoIP development
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |