Dolphin Integration introduces Orion, the densest ROM
Meylan, France -- November 2nd, 2009 -- Orion is the latest ROM architecture conceived by Dolphin Integration. Benefiting from the “Two in one” Patent for high density, the metal-programmable ROM Orion enables SoC designers to get an impressive decrease of fabrication costs. The Orion architecture is already available for the TSMC 90 nm LP process.
Taking the best of the patented Phoenix ROM architecture optimized for high density and already in mass fabrication, the Orion architecture is enhanced with features giving to it a higher speed. With flexibilities from 4 Mb up to 6 Mb, Orion addresses applications requiring large capacity ROMs such as Bluetooth.
The major advantage of triple-metal programming over the competition for tROMet Orion is its ultra high density: Orion is more than twice denser than traditional ROMs.
The design principles of Dolphin’s ROM bit-cell used within the Orion architecture are so attractive for achieving high-density with speed, whatever the process node and the foundry, that process migrations can be performed on request without any risk on yield.
For more information about the Orion architecture at 90 nm LP process, click here
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
|
Dolphin Design Hot IP
Related News
- TDK-Micronas renews its trust in Dolphin Integration's RAM and ROM Silicon IPs
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- Dolphin Integration augments the TSMC IP Ecosystem at 40 nm ULP eFlash with new TITAN Read Only Memory
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Dolphin Integration PWM audio DAC at 55 nm densest ever for STB and wireless audio devices
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |