NVM OTP NeoBit in GLOBALFOUNDRIES (350nm, 250nm, 180nm, 160nm, 150nm, 130nm, 110nm, 65nm, 55nm)
Qualis debuts reusable verification components
![]() |
Qualis debuts reusable verification components
By Richard Goering, EE Times
February 19, 2002 (12:10 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020219S0022
LAKE OSWEGO, Ore. Qualis Design Corp., a consulting firm, has launched its first standalone Domain Verification Components (DVCs), building blocks which support verification "reuse" by providing protocol-specific test environments for Synopsys Inc.'s Vera and Verisity Design Inc.'s Specman products.
Qualis on Monday (Feb. 18) announced an Ethernet DVC for Vera and an SPI Level 4, Phase 2 DVC for Specman. The company said the software saves weeks or months of effort otherwise required to learn Vera or Verisity's "e" language, and sets up a verification environment and devises a random-based test-generation methodology.
The off-the-shelf DVCs represent a new direction for Qualis, which had previously developed several Specman "verification components" for use with Qualis' consulting business. "What we're doing now is transitioning Qualis to a product focus," said Michael Horne, Qualis' presiden t and chief executive. "We're becoming something between an IP [intellectual-property] vendor and an EDA vendor."
Indeed, said Horne, what Qualis brings to verification is akin to what silicon IP brings to system-on-chip design. "Design reuse has caught on well, but verification reuse keeps getting left behind," he said. "Yet verification has become the dominant part of the design effort."
Qualis already has DVCs for Sonet, Utopia 1 and 2, and ATM for Specman. An ambitious road map includes more networking DVCs, processor cores and wireless communications protocols.
Horne called Vera and Specman powerful "general simulation engines," but said customers must do a lot more work to use them for specific problems. "It can take three to six person-months to get an environment together so people can write meaningful tests," he said.
The Ethernet DVC for Vera is a complete test environment for IEEE 802.3-2000, with programmable stimulus generation, automated response checking and tes t coverage measurement. It lets users generate test packets, detect collision conditions, catch protocol violations and check for standards compliance. An annual license is $7,500.
The SPI 4.2 DVC for Specman supports OIF SPI4-02.0, with random and directed stimulus generation checking and functional coverage. Its constrainable interface enables packet generation over multiple channels. The price is $10,000 per year.
Related News
- Qualis and Verisity Partner to Deliver Reusable Verification Components
- Verisity Jumpstarts Customer Productivity With Reusable Verification Components
- Qualis©Releases 10G Ethernet and PCI-X Domain Verification Components for OpenVera
- eInfochips improves reliability for automotive components with CAN 2.0 Verification IP
- Accellera Systems Initiative Launches Working Group to Standardize Interoperability of Multiple Language Verification Environments and Components
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |