GNSS (GPS, Galileo, GLONASS, Beidou3, QZSS, SBAS) Ultra-low power RF Receiver IP
Altera Delivers Industry's First Serial RapidIO 2.1 IP Solution
San Jose, Calif., November 16, 2009—Altera Corporation (NASDAQ: ALTR) today announced the immediate availability of the industry's first intellectual property (IP) core supporting the RapidIO® 2.1 specification. Altera's Serial RapidIO IP core supports up to four lanes at 5.0 GBaud per lane, addressing the increased bandwidth and reliability needs of the wireless and military markets. The IP core is optimized for Stratix® IV FPGAs with embedded transceivers and is supported within Quartus® II software v9.1.
The RapidIO 2.1 specification enables increased performance up to 20 GBaud in applications ranging from next-generation wireless basestations, high-performance military systems and DSP farms. Support for the RapidIO 2.1 specification builds upon Altera's complete Serial RapidIO solution, which includes an end-point IP core that is backward compatible to the RapidIO 1.3 specification, reference designs, application notes, testbenches, and interoperability reports with leading digital signal processor and switch vendors. The Serial RapidIO IP core has been qualified against the RapidIO Trade Association's bus functional model and is supported within Altera's 40-nm Stratix IV GX and Stratix IV GT FPGAs and HardCopy® IV GX ASICs.
“Serial RapidIO is a popular interface for many of our wireless and military customers who put the utmost importance on system bandwidth and reliability,” said Luanne Schirrmeister, senior director of component product marketing at Altera. “Combining the industry's first Serial RapidIO IP core supporting the 2.1 specification with Altera's industry-leading FPGA and transceiver technology solidly positions us to address our customer's most important system requirements, including performance, reliability and scalability.”
Pricing and Availability
The Serial RapidIO IP solution is part of Altera's MegaCore® IP library and is available now for evaluation upon download and installation of Quartus II software v9.1. To download the combined Quartus II software and MegaCore IP library, visit the download center. Licensing and pricing information for the Serial RapidIO IP core is available by contacting your local Altera sales representative. Additional information on Altera's Serial RapidIO solutions can be found at the RapidIO MegaCore Function page.
About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
|
Altera Hot IP
Related News
- Altera Delivers Industry's First FPGA-based Serial RapidIO Gen2 Solution Enabling Next-Generation Wireless Base Station Deployments
- Lattice Announces 4 x 3.125Gbps SRIO Capability on the Mid-Range LatticeECP3 FPGA Family
- Altera Delivers Industry's First Interface Targeting MoSys's Serial, High-Density Bandwidth Engine Device
- Praesum Communications Introduces Serial RapidIO 2.1 Endpoint IP
- Lattice Announces Serial RapidIO 2.1 AMC Evaluation Platform
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |