Wi-Fi 6 (ax)+BLEv5.4+15.4 Dual Band RF IP for High-End Applications.
Synopsys adds Gain analog USB PHY to core library
![]() |
Synopsys adds Gain analog USB PHY to core library
By EE Times
November 19, 2001 (10:24 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011119S0021
Synopsys Inc. (Mountain View, Calif.) has added the GT3100 USB 2.0 physical-layer transceiver (PHY) core from Gain Technology Corp. (Tucson, Ariz.) to its DesignWare library.
The Gain GT3100 is USB 2.0-certified by the USB Implementers Forum and, as such, complies with the USB 2.0 specification targeting PCs and peripherals. The offering is also the first analog core included in the DesignWare Star IP program.
The companies believe that the combination of Gain Technology's PHY and Synopsys' device controller core in the DesignWare library will accelerate the development and deployment of USB 2.0 system-on-chip (SoC) solutions.
The companies refer to the combined offering as DesignWare USB 2.0 Macrocell. The device controller half includes the fully synthesizable controller core with a complete verification environment, including bus-functional models, monitors and test suites. The companies claim the device controller core is te chnology-independent and can be targeted to run at all USB 2.0 data rates in FPGAs or ASICs.
The DesignWare USB 2.0 offering will also include views for the Gain GT3100, including the simulation and timing models, with no additional fees or royalties. But users must obtain the implementation views, including GDSII, licensing and support from Gain Technology, for an additional fee.
According to the companies, the GT3100 has a flexible architecture supporting the USB 2.0 480-Mbit/second protocol and data rate, and is backward-compatible with the USB 1.1 protocol at 12 Mbits/s.
According to the companies, at 165-mW absolute maximum power dissipation, the GT3100 provides optimum power dissipation and is suited for low-power, bus-powered functions to operate within the 100-mA limit imposed by the USB 2.0 standard.
A DesignWare one-year technology subscription license is priced at $26,844.
Visit www.synopsys.com/designware/ A> or www.gain.com for more information.
Related News
- Synopsys and Gain Technology Partner to Deliver Complete USB 2.0 Solution in DesignWare IP Library
- USB, MIPI, Ethernet, DisplayPort, PCIe, DDR, HDMI, ONFi Analog Phy IP Cores silicon proven in UMC 28nm & UMC 40nm Process
- Evatronix Announces the USB 3.0 Compatible High Speed Hub IP Core with Analog and Digital PHY Options
- Synopsys Adds TDD Support to LTE Model Library
- Synopsys Unveils 30 Percent Smaller Area, Low Power USB 2.0 PHY IP for 28-nm Processes
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |