DMP adds OpenGL ES 2.0 shader-based graphics IP to its new "SMAPH" graphics IP core family
“SMAPH-S” is the world’s smallest and most scalable OpenGL ES 2.0 IP core and sets a new benchmark for mobile to high performance computing devices.
Tokyo Japan -- November 23, 2009 – Digital Media Professionals Inc. (DMP hereafter), a world-class leader in 2D/3D graphics solutions, headquartered in Tokyo Japan, today announced "SMAPH-S", a next generation OpenGL ES 2.0 shader-based graphics IP core. DMP will start providing the core to initial customers in 1Q 2010.
SMAPH-S is a high-performance 3D graphics IP core that offers industry lowest power consumption with its state-of-the-art power saving technologies and highly optimized OpenGL ES 2.0 based-shader pipelines. SMAPH-S meets the widespread demand for ASIC/ASSP/SoC applications including mobile devices, consumer electronics, automotive, industry, game consoles, and entertainment devices. With its support of scalable shader architecture, the total number of the geometry and pixel processors can be configured from as small as 2 for entry level mobile devices, up to 24 for high performance devices.
SMAPH-S will be compliant with OpenGL ES 2.0 and fully supports the popular OpenGL ES 1.1, and OpenVG 1.1 standards.
SMAPH-S supports industry standard OCP and AMBA AXI bus interconnect as well as DMP’s proprietary architecture such as optimized cache structure for memory interfaces, which make it easy to integrate the IP into SoC, and achieve system level performance goals in real life implementations.
DMP continues to work with 3rd party middleware tool vendors and offers a variety of content creation tool chains to meet the wide range of needs for different types of application development.
DMP will exhibit SMAPH-S at the "Embedded Technology 2009”, one of Japan’s largest embedded technology trade shows, which will be held in Yokohama, Japan on November 18th – November 20th.
About DMP
Digital Media Professionals Inc. (DMP) is a world-class leader bringing 2D and 3D graphics solutions to market from Japan since its founding in 2002, and is currently developing graphics IP core based on DMP's cutting edge 3D graphics technology DMP Maestro Technology. (Headquarters at: 1-15-5 Naka-cho, Musashino-shi, Tokyo; Capital: 350 million JPY; President & C.E.O.: Tatsuo Yamamoto; http://www.dmprof.com/ )
|
Related News
- DMP Introduces High-End OpenGL ES 2.0 IP Cores and Multi-Core Configurations to Its SMAPH-S Product Family
- Khronos Publicly Releases OpenGL ES 2.0 Specification Bringing Streamlined Shader Programming to Embedded Graphics
- Khronos Group Releases OpenVG 1.1 Lite to Bring High-Quality Vector Graphics to OpenGL ES 2.0-Compatible GPUs
- ARM Mali GPU Makes Advanced Graphics a Reality for All Consumers
- Vivante and Animated Media Partner to Offer Embedded Flash Solutions Optimized for Vivante OpenGL ES 2.0 Graphics Processors
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |